{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T04:20:09Z","timestamp":1774326009252,"version":"3.50.1"},"reference-count":66,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"DFG through the Excellence Initiative by the German Federal and State Governments"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3001352","type":"journal-article","created":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T20:26:39Z","timestamp":1591820799000},"page":"112598-112614","source":"Crossref","is-referenced-by-count":10,"title":["Quantitative Characterization of Reconfigurable Transistor Logic Gates"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2370-4054","authenticated-orcid":false,"given":"Michael","family":"Raitza","sequence":"first","affiliation":[]},{"given":"Steffen","family":"Marcker","sequence":"additional","affiliation":[]},{"given":"Jens","family":"Trommer","sequence":"additional","affiliation":[]},{"given":"Andre","family":"Heinzig","sequence":"additional","affiliation":[]},{"given":"Sascha","family":"Kluppelholz","sequence":"additional","affiliation":[]},{"given":"Christel","family":"Baier","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"84","article-title":"Formal timing analysis of digital circuits","author":"ain","year":"2019","journal-title":"Proc 6th Int Workshop (FTSCS)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60385-9_12"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48683-6_8"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69850-0_8"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-11494-7_22"},{"key":"ref30","first-page":"52","article-title":"Design and synthesis of synchronization skeletons using branching time temporal logic","author":"clarke","year":"1981","journal-title":"Logics of Programs Workshop"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(94)90010-8"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1147\/rd.102.0135"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2009.18"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3281-8_6"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-63390-9_31"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0025774"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-54862-8_51"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-07964-5"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1956.tb03835.x"},{"key":"ref27","volume":"6","author":"loveland","year":"1978","journal-title":"Automated Theorem Proving A Logical Basis"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1007\/s00165-006-0015-2"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02652-2_10"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/11757283_8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920358"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342080"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63475-4"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2008164"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923410"},{"key":"ref25","author":"hachtel","year":"2006","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1166\/sam.2011.1172"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(94)00053-L"},{"key":"ref59","article-title":"Tense logic and the theory of linear order","author":"kamp","year":"1968"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22110-1_47"},{"key":"ref57","first-page":"1","article-title":"High performance 32 nm logic technology featuring \n$2^{nd}$\n generation high-k + metal gate transistors","author":"packan","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49674-9_20"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33386-6_25"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1142\/ISASSET"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116216"},{"key":"ref10","author":"strang","year":"1988","journal-title":"An Analysis of the Finite Element Method"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33287-6"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref12","article-title":"SPICE (simulation program with integrated circuit emphasis)","author":"nagel","year":"1973"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442159"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.69"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3378175"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.2965119"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2986940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483368"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/nl401826u"},{"key":"ref3","first-page":"2111","article-title":"Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs","author":"zhang","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.901680"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4703"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.279"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196115"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0428"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2014.6961856"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.211"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-8068-9_6"},{"key":"ref42","author":"baier","year":"2008","journal-title":"Principles of Model Checking"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2933575.2934574"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852033"},{"key":"ref43","first-page":"196","article-title":"Scaling probabilistic timing verification of hardware using abstractions in design source code","author":"kumar","year":"2011","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09113477.pdf?arnumber=9113477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:24Z","timestamp":1642003044000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9113477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":66,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3001352","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}