{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T08:49:12Z","timestamp":1764492552977,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2221-E-005-025-","108-2221-E-005-018-"],"award-info":[{"award-number":["MOST 104-2221-E-005-025-","108-2221-E-005-018-"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3003684","type":"journal-article","created":{"date-parts":[[2020,6,19]],"date-time":"2020-06-19T20:21:56Z","timestamp":1592598116000},"page":"114842-114853","source":"Crossref","is-referenced-by-count":56,"title":["A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism"],"prefix":"10.1109","volume":"8","author":[{"given":"Yen-Jen","family":"Chang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0012-863X","authenticated-orcid":false,"given":"Yu-Cheng","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Shao-Chi","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Chun-Huo","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2008.4542173"},{"key":"ref2","first-page":"77","article-title":"Low power multiplier with alternative bypassing implementation","volume-title":"Proc. Int. Conf. Embedded Syst. Appl. (ESA)","author":"Jiang"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441711"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883645"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840092"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7763\/IJCTE.2013.V5.756"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5403"},{"key":"ref10","first-page":"54","article-title":"A low-power booth multiplier using novel data partition method","volume-title":"Proc. IEEE Asia\u2013Pacific Conf. Adv. Syst. Integr. Circuits","author":"Park"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"volume-title":"Digital Arithmetic","year":"2003","author":"Ercegovac","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.84935"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.149426"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.364439"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263337"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.863039"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.51"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-33625-1_29"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2493547"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2926275"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"volume-title":"Digital Integrated Circuits","year":"2002","author":"Rabaey","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"volume-title":"Semiconductor Industry Association, International Technology Roadmap for Semiconductors (ITRS)","year":"2015","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523687"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09121226.pdf?arnumber=9121226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:37:53Z","timestamp":1706060273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9121226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3003684","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}