{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T06:29:14Z","timestamp":1748240954722,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2020JBM020"],"award-info":[{"award-number":["2020JBM020"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Natural Science Foundation","doi-asserted-by":"publisher","award":["4202063"],"award-info":[{"award-number":["4202063"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3006773","type":"journal-article","created":{"date-parts":[[2020,7,3]],"date-time":"2020-07-03T20:27:58Z","timestamp":1593808078000},"page":"121987-121998","source":"Crossref","is-referenced-by-count":6,"title":["An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-8824","authenticated-orcid":false,"given":"Dong","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9621-2347","authenticated-orcid":false,"given":"Jia","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-4257","authenticated-orcid":false,"given":"Ke","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/s11554-020-00945-4"},{"year":"2019","journal-title":"NVIDIA Tesla P100 Architecture","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ACCESS.2019.2932647"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/s11554-017-0688-1"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICCC47050.2019.9064160"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ACCESS.2020.2980947"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICASSP.1989.266596"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ICSP.2018.8652457"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ACCESS.2019.2910391"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ACCESS.2017.2671881"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TIP.2007.901238"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JIOT.2018.2876695"},{"year":"2019","journal-title":"C-Programm for a BM3D Denoising Algorithm","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICCV.2015.76"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DASIP.2015.7367257"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.5201\/ipol.2012.l-bm3d"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TIP.2015.2409562"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICIP.2018.8451134"},{"key":"ref9","first-page":"1","article-title":"Accelerating block-matching and 3D filtering method for image denoising on GPUs","volume":"16","author":"honz\u00e1tko","year":"2017","journal-title":"J Real-Time Image Process"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/FCCM.2015.7"},{"year":"2020","journal-title":"Intel FPGA SDK for OpenCL Programming Guide","key":"ref22"},{"year":"2020","journal-title":"Bitonic Sort","key":"ref21"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09133090.pdf?arnumber=9133090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T01:09:30Z","timestamp":1641949770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9133090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3006773","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}