{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:36:07Z","timestamp":1776785767505,"version":"3.51.2"},"reference-count":202,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3012084","type":"journal-article","created":{"date-parts":[[2020,7,27]],"date-time":"2020-07-27T21:23:11Z","timestamp":1595884991000},"page":"146719-146743","source":"Crossref","is-referenced-by-count":129,"title":["A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5452-6794","authenticated-orcid":false,"given":"Artur","family":"Podobas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Matsuoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1587\/elex.16.20190610"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0642-6"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272353"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038728"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376372"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1145\/3358187"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658993"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.25"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271851"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046247"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48311-X_102"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/2.612254","article-title":"Baring it all to software: The raw machine","volume":"30","author":"michael","year":"1997","journal-title":"IEEE Comput"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_41"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707876"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006733"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.111"},{"key":"ref180","first-page":"2286","article-title":"Design and evaluation of a novel reconfigurable ALU based on FPGA","author":"feng","year":"2013","journal-title":"Proc Int Conf Mech Sci Electric Eng Comput (MEC)"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393130"},{"key":"ref184","article-title":"Automatic nested loop acceleration on FPGAs using soft CGRA overlay","author":"liu","year":"2015","journal-title":"arXiv 1509 00042"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1145\/2927964.2927970"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.10"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082748"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645553"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2008.7476551"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645515"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1014194.800930"},{"key":"ref27","first-page":"118","article-title":"A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications","volume":"52","author":"liu","year":"2019","journal-title":"ACM Comput Surv"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2005.7476599"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/54.544531"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.12.3179"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.5120\/7429-0104"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818353"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7_2"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"ref51","first-page":"1","article-title":"Fast communication mechanisms in coarse-grained dynamically reconfigurable array architectures","author":"becker","year":"2000","journal-title":"Proc PDPTA"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1145\/3241793.3241806"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132668"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2849267"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.38"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929537"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3294007"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080254"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605639"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_3"},{"key":"ref57","first-page":"166","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proc IEEE Int Conf Field-Program Technol (FPT)"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref53","first-page":"14","article-title":"Evaluating the imagine stream architecture","author":"ho ahn","year":"2002","journal-title":"Proc 31st Annu Int Symp Comput Arch"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815734"},{"key":"ref167","year":"2016","journal-title":"MicroBlaze Processor Reference Guide (UG984)"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370382"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435259"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.76"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167713"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689071"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2937738"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050238"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008155020711"},{"key":"ref5","article-title":"Neuromorphic computing: A post-Moore’s law complementary architecture","author":"schuman","year":"2016"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351749"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2009.5470112"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.12"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279789"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2016.7833820"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339687"},{"key":"ref45","first-page":"150","article-title":"Using the Kress array for reconfigurable computing","author":"hartenstein","year":"1998","journal-title":"Proc Configurable Comput"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329193"},{"key":"ref47","first-page":"330","article-title":"MediaBench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Proc 30th Annu Int Symp MicroArchitecture"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624610"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_13"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315602"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58419-6_85"},{"key":"ref73","article-title":"Towards an area-efficient implementation of a high ILP EDGE soft processor","author":"gray","year":"2018","journal-title":"arXiv 1803 06617"},{"key":"ref72","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2528521.1508246","article-title":"An evaluation of the TRIPS computer system","volume":"44","author":"gebhart","year":"2009","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2005.7476592"},{"key":"ref70","first-page":"1","article-title":"Software infrastructure and tools for the TRIPS prototype","author":"yoder","year":"2007","journal-title":"Proceedings of the Work on Modeling Benchmarking and Simulation"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168949"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref75","first-page":"1","article-title":"OpenSPARC: An open platform for hardware reliability experimentation","author":"parulkar","year":"2008","journal-title":"Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2014.21"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00019"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412157"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"ref65","first-page":"172","article-title":"Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures","author":"lee","year":"2003","journal-title":"Proc IEEE Int Conf Appl -Specific Syst Archit Processors"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240891"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.445"},{"key":"ref198","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref199","author":"chandra","year":"2001","journal-title":"Parallel Programming in OpenMP"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.48"},{"key":"ref194","first-page":"63","article-title":"Trends in assembling of advanced IC packages","author":"kisiel","year":"2005","journal-title":"J Telecommun Inf Technol"},{"key":"ref195","year":"2020","journal-title":"TechPowerUp"},{"key":"ref196","year":"2020","journal-title":"NVIDIA Cuda Programming Guides(s)"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1587\/elex.13.20160893"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377609"},{"key":"ref190","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/2435264.2435292","article-title":"Architectural enhancements in StratixV","author":"lewis","year":"2013","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2207748"},{"key":"ref191","article-title":"A hybrid partially reconfigurable overlay supporting just-in-time assembly of custom accelerators on FPGAs","author":"aklah","year":"2017"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-008-0071-3"},{"key":"ref192","volume":"153","author":"koch","year":"2012","journal-title":"Partial Reconfiguration on FPGAs Architectures Tools and Applications"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/518659"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_4"},{"key":"ref98","article-title":"Instruction sets should be free: The case For RISC-V","author":"asanovi","year":"2014"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2018.00044"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116408"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351816"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.5753\/sbesc_estendido.2019.8645"},{"key":"ref84","first-page":"174","article-title":"Versat, a minimal coarse-grain reconfigurable array","author":"lopes","year":"2016","journal-title":"Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2018.8449384"},{"key":"ref80","first-page":"1598","article-title":"A reconfigurable heterogeneous multicore with a homogeneous ISA","author":"souza","year":"2016","journal-title":"Proc Des Autom Test Eur (DATE) Conf"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.37"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540750"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"ref200","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"ref201","year":"2015","journal-title":"Fiber Miniapp Suite"},{"key":"ref202","year":"2018","journal-title":"ECP Proxy Apps Suite"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2005.7476596"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393261"},{"key":"ref124","first-page":"2011","article-title":"A reconfigurable multi-processor SoC for media applications","author":"zhu","year":"2010","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0297-0"},{"key":"ref128","article-title":"Globally-asynchronous locally-synchronous systems","author":"chapiro","year":"1984"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2001.958109"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.29"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.139"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00010"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"ref137","year":"2019","journal-title":"Wafer-Scale Deep Learning"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750380"},{"key":"ref142","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref143","article-title":"Training deep neural networks with low precision multiplications","author":"courbariaux","year":"2014","journal-title":"Arxiv 1412 7024"},{"key":"ref144","first-page":"1","article-title":"DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications","author":"fan","year":"2016","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797600"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541961"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3229650"},{"key":"ref106","article-title":"EBrainII: A 3 kW realtime custom 3D DRAM integrated ASIC implementation of a biologically plausible model of a human scale cortex","author":"stathis","year":"2019","journal-title":"arXiv 1911 00889"},{"key":"ref105","article-title":"Design of a coarse grain reconfigurable array for neural networks","author":"martina","year":"2019"},{"key":"ref104","article-title":"Dynamically reconfigurable resource array","author":"shami","year":"2012"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31596-6_3"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378459"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"ref112","article-title":"The microarchitecture of a pipelined wave scalar processor: An RTL-based study","author":"putnam","year":"2005"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641720"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00016"},{"key":"ref11","first-page":"1","article-title":"Evaluating high-level design strategies on FPGAs for high-performance computing","author":"podobas","year":"2017","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280154"},{"key":"ref15","first-page":"389","article-title":"REMARC: Reconfigurable multimedia array coprocessor","volume":"82","author":"miyamori","year":"1999","journal-title":"IEICE Trans Inf Syst"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665703"},{"key":"ref16","first-page":"1","article-title":"The raw compiler project","author":"agarwal","year":"1997","journal-title":"Proc 2nd SUIF Compiler Workshop"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875639"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00013"},{"key":"ref19","article-title":"Apparatus, methods, and systems with a configurable spatial accelerator","author":"fleming","year":"2019"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/1168919.1168878"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/1296907.1296909"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478342"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.24"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09149601.pdf?arnumber=9149601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:54:44Z","timestamp":1639770884000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9149601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":202,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3012084","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}