{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T14:21:37Z","timestamp":1761402097522,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3013013","type":"journal-article","created":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T22:54:21Z","timestamp":1596149661000},"page":"140171-140180","source":"Crossref","is-referenced-by-count":9,"title":["Latency Evaluation of SDFGs on Heterogeneous Processors Using Timed Automata"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1608-6721","authenticated-orcid":false,"given":"Sivashankari","family":"Rajadurai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1928-3704","authenticated-orcid":false,"given":"Mamoun","family":"Alazab","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3020-3947","authenticated-orcid":false,"given":"Neeraj","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0097-801X","authenticated-orcid":false,"given":"Thippa Reddy","family":"Gadekallu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(78)90011-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.73588"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2009","author":"sriram","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176552"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vehcom.2017.05.004"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-016-0615-x"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-19249-9_34"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27755-2_3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30080-9_7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SEAA.2012.20"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008052406396"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.243"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(94)90010-8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2014.13"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341468"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09153101.pdf?arnumber=9153101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:41Z","timestamp":1642003001000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9153101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3013013","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}