{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T15:16:36Z","timestamp":1768922196484,"version":"3.49.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3018226","type":"journal-article","created":{"date-parts":[[2020,8,20]],"date-time":"2020-08-20T20:04:06Z","timestamp":1597953846000},"page":"153334-153340","source":"Crossref","is-referenced-by-count":9,"title":["Low-Power Binary Neuron Circuit With Adjustable Threshold for Binary Neural Networks Using NAND Flash Memory"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7298-4382","authenticated-orcid":false,"given":"Sung-Tae","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0857-3183","authenticated-orcid":false,"given":"Sung Yun","family":"Woo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3559-9802","authenticated-orcid":false,"given":"Jong-Ho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref11","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2019.8739722"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614642"},{"key":"ref15","first-page":"196","article-title":"A 512 Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology","author":"yamashita","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"216","article-title":"A 512 Gb 3-bit\/cell 3D $6^{th}$\n-generation V-NAND flash memory with 82 MB\/s write throughput and 1.2 Gb\/s interface","author":"kang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"220","article-title":"A 1 Tb 4b\/cell 96-stacked-WL 3D NAND flash memory with 30 MB\/s program throughput using peripheral circuit under memory cell array technique","author":"huh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510667"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993478"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009163"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372570"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref7","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc 30th Conf Neural Inf Process Syst (NIPS)"},{"key":"ref2","first-page":"4.4.1","article-title":"Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction","author":"suri","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463588"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref20","first-page":"164c","article-title":"Embedded 2 Mb ReRAM macro with 2.6 ns read access time using dynamic-trip-point-mismatch sampling current-mode sense amplifier for IoE applications","author":"lo","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b00606"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2013.02.060"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2947316"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00704"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09172056.pdf?arnumber=9172056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:20Z","timestamp":1639770920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9172056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3018226","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}