{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:19:51Z","timestamp":1740169191429,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["20H04176"],"award-info":[{"award-number":["20H04176"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3018555","type":"journal-article","created":{"date-parts":[[2020,8,21]],"date-time":"2020-08-21T20:03:51Z","timestamp":1598040231000},"page":"155071-155085","source":"Crossref","is-referenced-by-count":1,"title":["Load Balancing for Stateful Forwarding by Mitigating Heavy Hitters: A Case for Multi-Threaded NDN Software Routers"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5361-1855","authenticated-orcid":false,"given":"Junji","family":"Takemasa","sequence":"first","affiliation":[]},{"given":"Atsushi","family":"Tagami","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9254-6558","authenticated-orcid":false,"given":"Yuki","family":"Koizumi","sequence":"additional","affiliation":[]},{"given":"Toru","family":"Hasegawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1145\/2810156.2810166"},{"year":"2018","journal-title":"Intel Platinum 9282 Processor","key":"ref32"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1145\/2674005.2675003"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/INFCOM.1999.749260"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/INFOCOM.2014.6848146"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/INFOCOM.2016.7524442"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1555349.1555355"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2462456.2464442"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2038916.2038939"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2935764.2935774"},{"year":"2019","journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JSAC.2016.2520278"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2486001.2486023"},{"key":"ref18","first-page":"429","article-title":"MICA: A holistic approach to fast in-memory key-value storage","author":"lim","year":"2014","journal-title":"Proc USENIX NSDI"},{"year":"2020","journal-title":"Intel X710\/XXV710\/XL710 datasheet","key":"ref19"},{"year":"2017","journal-title":"Data Plane Development Kit (DPDK)","key":"ref28"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/3341302.3342075"},{"year":"2018","journal-title":"Intel processor E5-2699 v4","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1016\/j.comcom.2013.01.005"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2984356.2984363"},{"year":"2011","journal-title":"Network Performance Objectives for IP-Based Services","key":"ref29"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ANCS.2013.6665203"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1016\/j.comnet.2020.107188"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/3125719.3125731"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2810156.2810159"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/3267955.3269016"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2656877.2656887"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2810156.2810167"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/GLOCOMW.2016.7848926"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/3341302.3342076"},{"key":"ref24","first-page":"115","article-title":"ARC: A self-tuning, low overhead replacement cache","author":"megiddo","year":"2003","journal-title":"Proc USENIX FAST"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/3149371"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/INFOCOM.2014.6848145"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/346000.346003"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09173693.pdf?arnumber=9173693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:22Z","timestamp":1639770922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9173693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3018555","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}