{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:19:44Z","timestamp":1740169184423,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"publisher","award":["2018YFB0204102"],"award-info":[{"award-number":["2018YFB0204102"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3019302","type":"journal-article","created":{"date-parts":[[2020,8,25]],"date-time":"2020-08-25T20:24:23Z","timestamp":1598387063000},"page":"156915-156928","source":"Crossref","is-referenced-by-count":3,"title":["Runtime Adaptive Matrix Multiplication for the SW26010 Many-Core Processor"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3661-5360","authenticated-orcid":false,"given":"Zheng","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingfan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengxian","family":"Chi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Le","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1177\/1094342010385729"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/292395.292412"},{"key":"ref31","first-page":"225","article-title":"A high-speed dynamic instruction scheduling scheme for supersealar processors","author":"goshima","year":"1999","journal-title":"Proc 34th Ann ACM\/IEEE Int l Symp Microarchitecture"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30709-7_26"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-018-2702-1"},{"key":"ref35","first-page":"185","article-title":"Automatic tuning matrix multiplication performance on graphics hardware","author":"jiang","year":"2005","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(00)00087-9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.52"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2018.06.001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.51"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2019.00023"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174258"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.109"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.29"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1377603.1377607"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(87)90060-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5214359"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.386.0673"},{"journal-title":"PETSc","year":"2001","author":"balay","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-015-1613-7"},{"journal-title":"Modern Processor Design Fundamentals of Superscaler Processors","year":"2013","author":"shen","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-016-5588-7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1098-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/1996\/483083"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/77626.79170"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3274654"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45545-0_15"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-018-2810-y"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2591635.2667174"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3341069.3341072"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3297280.3297426"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09177124.pdf?arnumber=9177124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:26Z","timestamp":1639770926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9177124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3019302","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}