{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:58:40Z","timestamp":1781884720925,"version":"3.54.5"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61832018"],"award-info":[{"award-number":["61832018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3021205","type":"journal-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T20:24:02Z","timestamp":1599078242000},"page":"161427-161437","source":"Crossref","is-referenced-by-count":75,"title":["Configurable Ring Oscillator PUF Using Hybrid Logic Gates"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5817-1908","authenticated-orcid":false,"given":"Ding","family":"Deng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7525-2825","authenticated-orcid":false,"given":"Shen","family":"Hou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3558-2250","authenticated-orcid":false,"given":"Zhenyu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"237","article-title":"Crossover ring oscillator PUF","author":"pang","year":"2017","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SPW.2012.30"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560287"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373466"},{"key":"ref31","first-page":"1","article-title":"A physically unclonable function with BER <10?8 for robust chip authentication using oscillator collapse in 40nm CMOS","author":"yang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977069"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681648"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"243","DOI":"10.46586\/tches.v2019.i4.243-290","article-title":"The interpose PUF: Secure PUF design against state-of-the-art machine learning attacks","volume":"2019","author":"nguyen","year":"2019","journal-title":"IACR Trans Cryptogr Hardw Embed Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008503"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955011"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962115"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224311"},{"key":"ref14","first-page":"428","article-title":"Memristor PUFs: A new generation of memory-based physically unclonable functions","author":"koeberl","year":"2013","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2397951"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539050"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24676-3_31"},{"key":"ref19","article-title":"Automated design, implementation, and evaluation of arbiter-based PUF on FPGA using programmable delay lines","author":"devadas","year":"2014"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593072"},{"key":"ref4","author":"maes","year":"2016","journal-title":"Physically Unclonable Functions Constructions Properties and Applications"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378703"},{"key":"ref3","article-title":"Physical one-way functions","author":"ravinkanth","year":"2001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1143","DOI":"10.1109\/TCAD.2015.2424955","article-title":"A low-power hybrid RO PUF with improved thermal stability for lightweight applications","volume":"34","author":"cao","year":"2015","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2855061"},{"key":"ref8","first-page":"98","article-title":"Models of process variations in device and interconnect","author":"chandrakasan","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"key":"ref2","article-title":"Semi-invasive attacks-a new approach to hardware security analysis","author":"skorobogatov","year":"2005"},{"key":"ref9","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Autom Conf"},{"key":"ref1","first-page":"112","year":"2012","journal-title":"Inquiry into counterfeit electronic parts in the department of defense supply chain"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"ref21","first-page":"37","article-title":"Machine learning attacks on 65nm arbiter PUFs: Accurate modeling poses strict bounds on usability","author":"hospodar","year":"2012","journal-title":"Proc IEEE Int Workshop Inf Forensics Secur (WIFS)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_27"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.79"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.88"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09184809.pdf?arnumber=9184809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:39Z","timestamp":1639770939000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3021205","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}