{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T08:27:39Z","timestamp":1742804859043,"version":"3.37.3"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3023156","type":"journal-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T20:41:46Z","timestamp":1599770506000},"page":"167027-167041","source":"Crossref","is-referenced-by-count":5,"title":["Fast Longest Prefix Matching by Exploiting SIMD Instructions"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4119-0678","authenticated-orcid":false,"given":"Yukito","family":"Ueno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohei","family":"Kuga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Esaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/INFCOM.1998.662938"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1145\/997150.997160"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/65.912716"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/1095890.1095903"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1016\/j.comcom.2005.12.002"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/INFCOM.2010.5462142"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/49.772439"},{"key":"ref36","first-page":"65","article-title":"IP address lookup made fast and simple","volume":"1643","author":"crescenzi","year":"1999","journal-title":"Proc Eur Symp Algorithms"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1145\/296502.296503"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1145\/263109.263133"},{"year":"2019","journal-title":"Packet traces from wide backbone","key":"ref60"},{"year":"2018","journal-title":"DPDK Intel NIC Performance Report Release 18 02","key":"ref62"},{"year":"2020","journal-title":"Intel xeon processor scalable family specification update","key":"ref61"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/INFOCOM.2008.241"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TNET.2006.880171"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/TNET.2005.852878"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MCOM.2015.7045396"},{"key":"ref1","first-page":"5","article-title":"Network functions virtualisation: An introduction, benefits, enablers, challenges and call for action, introductory white paper","volume":"1","author":"guerzoni","year":"2012","journal-title":"Proc SDN OpenFlow World Congr"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2774993.2775065"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ANCS.2015.7110116"},{"year":"2020","journal-title":"Home - DPDK","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/COMST.2017.2690823"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TNSM.2016.2598420"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/INFCOM.2003.1208657"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/INFCOM.1993.253403"},{"doi-asserted-by":"publisher","key":"ref50","DOI":"10.1177\/1094342015621367"},{"key":"ref51","first-page":"83","article-title":"APUNet: Revitalizing GPU as packet processing accelerator","author":"go","year":"2017","journal-title":"Proc 1st USENIX Symp Netw Syst Design Implement (NSDI '04)"},{"year":"2019","author":"asai","journal-title":"pixos\/poptrie An implementation of poptrie ip routing table lookup algorithm","key":"ref59"},{"year":"2019","author":"zec","journal-title":"Dxr Direct\/range routing lookups","key":"ref58"},{"year":"2020","journal-title":"BGP in 2019","key":"ref57"},{"doi-asserted-by":"publisher","key":"ref56","DOI":"10.1109\/INFCOM.1999.749256"},{"year":"2007","author":"mckenney","journal-title":"What Is RCU Fundamentally?","key":"ref55"},{"year":"2009","journal-title":"BGP Commands on Cisco IOS XR Software","key":"ref54"},{"year":"1997","author":"muchnick","journal-title":"Advanced Compiler Design and Implementation","key":"ref53"},{"year":"2020","journal-title":"Intel® Architecture Instruction Set Extensions and Future Features Programming Reference","key":"ref52"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2829988.2787474"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2378956.2378961"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/TNET.2006.872576"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2619239.2626297"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/3282307"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/NetSoft48620.2020.9165306"},{"year":"2002","author":"faucheur","journal-title":"Multi-protocol Label Switching (MPLS) Support of Differentiated Services","key":"ref15"},{"year":"2010","author":"evans","journal-title":"Deploying IP and MPLS QoS for Multiservice Networks Theory and Practice","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/354871.354874"},{"key":"ref18","first-page":"101","article-title":"Netmap: A novel framework for fast packet I\/O","author":"rizzo","year":"2012","journal-title":"Proc USENIX Annu Tech Conf"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/2413176.2413185"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2486001.2486012"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2837030.2837034"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICNP.2009.5339697"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICN.2007.38"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/INFCOM.2011.5935151"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TC.2011.130"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1109\/GLOCOM.2015.7417259"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2534169.2486009"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1109\/TNET.2018.2853575"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1109\/ANCS.2013.6665171"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1109\/INFCOM.2011.5935144"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1145\/1851275.1851207"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1109\/TC.2012.193"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/INFCOM.2009.5062180"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1145\/3230543.3230560"},{"year":"2017","author":"kennedy","journal-title":"Intel Xeon Scalable Processor Family Microarchitecture Overview","key":"ref43"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09194243.pdf?arnumber=9194243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:50Z","timestamp":1639770950000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9194243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":62,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3023156","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}