{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:19:49Z","timestamp":1740169189474,"version":"3.37.3"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics\u2019 University Research and Development Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3033886","type":"journal-article","created":{"date-parts":[[2020,10,26]],"date-time":"2020-10-26T20:24:57Z","timestamp":1603743897000},"page":"195528-195540","source":"Crossref","is-referenced-by-count":2,"title":["Improving Write Performance Through Reliable Asynchronous Operation in Physically-Addressable SSD"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3092-1057","authenticated-orcid":false,"given":"Daeyong","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1890-2910","authenticated-orcid":false,"given":"Jaewook","family":"Kwak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8186-573X","authenticated-orcid":false,"given":"Gyeongyong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3751-4630","authenticated-orcid":false,"given":"Moonseok","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5411-8368","authenticated-orcid":false,"given":"Joonyong","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kexin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3075-8694","authenticated-orcid":false,"given":"Jungwook","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong Ho","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2909567"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2904639"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.09.010"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3203410"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2019.8863514"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409666"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478961"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2735969"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2803302"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3164541.3164556"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715049"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2485732.2485740"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409666"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939081"},{"key":"ref20","article-title":"Leveraging host based flash translation layer for application acceleration","author":"batwara","year":"2012","journal-title":"Proc Flash Memory Summit"},{"key":"ref22","article-title":"Zone append: A new way of writing to zoned storage","author":"bj\u00f8rling","year":"2020","journal-title":"Proc Linux Storage Filesyst Conf (Vault)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541959"},{"key":"ref24","article-title":"From open-channel SSDs to zoned namespaces","author":"bj\u00f8rling","year":"2019","journal-title":"Proc Linux Storage Filesyst Conf (Vault)"},{"key":"ref23","first-page":"22","article-title":"Open-channel solid state drives","volume":"12","author":"bj\u00f8rling","year":"2015","journal-title":"Vaultive"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3022227.3022262"},{"key":"ref25","article-title":"Zonefs: Mapping the POSIX file system interface to zoned block device accesses","author":"le moal","year":"2020","journal-title":"Proc Linux Storage Filesyst Conf (Vault)"},{"article-title":"Program failure handling in nonvolatile memory","year":"2012","author":"avila","key":"ref50"},{"article-title":"Internal copy to handle nand program fail","year":"2020","author":"natarajan","key":"ref51"},{"journal-title":"SNIA Trace Repository MS Server Block I\/O Trace","year":"2008","key":"ref53"},{"journal-title":"3D NAND Flash Memory Specification","year":"2016","key":"ref52"},{"key":"ref10","article-title":"Don’t stack your log on my log","author":"yang","year":"2014","journal-title":"Proc Workshop Interactions NVM\/FLASH Operating Syst Workloads"},{"key":"ref11","first-page":"257","article-title":"Extending the lifetime of flash-based storage through reducing write amplification from file systems","author":"lu","year":"2013","journal-title":"Proc 11th USENIX Conf File Storage Technol (FAST)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920249"},{"key":"ref12","first-page":"1","article-title":"Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD","author":"kang","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.03.005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2872721"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2929056"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2718559"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref18","first-page":"140","article-title":"Error analysis and retention-aware error management for nand flash memory","volume":"17","author":"cai","year":"2013","journal-title":"Intel Technol J"},{"key":"ref19","first-page":"359","article-title":"LightNVM: The Linux open-channel SSD subsystem","author":"bj\u00f8rling","year":"2017","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref4","first-page":"263","article-title":"The tail at store: A revelation from millions of hours of disk and SSD deployments","author":"hao","year":"2016","journal-title":"Proc 14th USENIX Conf File Storage Technol (FAST)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00044"},{"key":"ref6","article-title":"Exploring system challenges of ultra-low latency solid state drives","author":"koh","year":"2018","journal-title":"Proc of the USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage) 2010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00010"},{"key":"ref8","first-page":"57","article-title":"Design tradeoffs for SSD performance","volume":"8","author":"agrawal","year":"2008","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2947350"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835961"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3126545"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592804"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3319369"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2019.00035"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref44","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref43","first-page":"82","article-title":"Read disturb errors in MLC NAND flash memory","volume":"14","author":"cai","year":"2018","journal-title":"IPSI BGD Trans Internet Res"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09239952.pdf?arnumber=9239952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T01:09:04Z","timestamp":1641949744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9239952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3033886","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}