{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:45:24Z","timestamp":1761324324797,"version":"3.37.3"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100010686","name":"EU Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["732105(CERBERO Project)"],"award-info":[{"award-number":["732105(CERBERO Project)"]}],"id":[{"id":"10.13039\/100010686","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Ministry of Economy and Competitiveness under Project PLATINO","award":["TEC2017-86722-C4-2-R"],"award-info":[{"award-number":["TEC2017-86722-C4-2-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3036541","type":"journal-article","created":{"date-parts":[[2020,11,6]],"date-time":"2020-11-06T20:56:32Z","timestamp":1604696192000},"page":"202133-202152","source":"Crossref","is-referenced-by-count":3,"title":["An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4984-9219","authenticated-orcid":false,"given":"Rafael","family":"Zamacola","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4995-7009","authenticated-orcid":false,"given":"Andres","family":"Otero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5740-1321","authenticated-orcid":false,"given":"Alberto","family":"Garcia","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5697-0573","authenticated-orcid":false,"given":"Eduardo De","family":"La Torre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"183","article-title":"Custom reconfigurable architecture based on Virtex 5 lookup tables","author":"backasch","year":"2013","journal-title":"Computer Systems Architecture"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339136"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00046"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857159"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293996"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00028"},{"article-title":"Difference-based partial reconfiguration","year":"2007","author":"eto","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.56"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.24"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0139"},{"key":"ref28","article-title":"Amorphous dynamic partial reconfiguration with flexible boundaries to remove fragmentation","author":"nguyen","year":"2017","journal-title":"arXiv 1710 08270"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293980"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927114"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.72"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549812"},{"year":"2019","key":"ref21","article-title":"Partial reconfiguration user guide"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416763"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00045"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857186"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393327"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/72.914525"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9050803"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/251210"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641703"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339225"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00048"},{"journal-title":"Xilinx","article-title":"7 series FPGAs configuration user guide","year":"2018","key":"ref13"},{"journal-title":"SymbiFlow Prjxray","year":"2020","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416740"},{"key":"ref16","first-page":"1","article-title":"Partial reconfiguration on FPGAs in practice—Tools and applications","author":"koch","year":"2012","journal-title":"Proc ARCS"},{"journal-title":"Xilinx","article-title":"Partial reconfiguration user guide","year":"2018","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629918"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068722"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2009.490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675922"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MASSP.1985.1163741"},{"journal-title":"Xilinx","article-title":"AXI HWICAP LogiCORE IP product guide","year":"2016","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167713"},{"journal-title":"IMPRESS Tool","year":"2020","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491479"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/5340318"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.139"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2017.8046362"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2017.8016160"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003703"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.12.001"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09250545.pdf?arnumber=9250545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:04Z","timestamp":1639771024000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9250545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3036541","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}