{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:20:19Z","timestamp":1764937219182,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3036975","type":"journal-article","created":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T21:20:39Z","timestamp":1604956839000},"page":"205148-205161","source":"Crossref","is-referenced-by-count":5,"title":["Raising the Abstraction Level of a Deep Learning Design on FPGAs"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9441-9221","authenticated-orcid":false,"given":"Dario","family":"Baptista","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8066-221X","authenticated-orcid":false,"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7334-3993","authenticated-orcid":false,"given":"Fernando","family":"Morgado-Dias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"journal-title":"GPU-Z v2 33 0","year":"2020","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.25"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21738-8_57"},{"key":"ref30","first-page":"229","article-title":"A software tool for automatic generation of neural hardware","volume":"11","author":"reis","year":"2014","journal-title":"Int Arab J Inf Technol"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357072"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2010.43"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-28732-4_4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537908"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5121\/acij.2012.3109"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3962-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-012-0919-0"},{"article-title":"Size, speed, and power analysis for application specific integrated circuits using synthesis","year":"2003","author":"ku","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-015-2034-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICBEA.2018.8471739"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"ref29","article-title":"Swish: A self-gated activation function","author":"ramachandran","year":"2017","journal-title":"arXiv 1710 05941"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"article-title":"Projecto e síntese em alto nível de circuitos digitais","year":"2017","author":"de sousa","key":"ref8"},{"key":"ref7","first-page":"93","article-title":"Understanding performance differences of FPGAs and GPUs","author":"cong","year":"2018","journal-title":"Proc ACM\/SIGDA Int Symp Field-Program Gate Arrays"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-013-1407-x"},{"journal-title":"Hitting the Accelerator The Next Generation of Machine-Leaning Chips","year":"2017","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2967413.2967430"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"journal-title":"Chebyshev Polynomials","year":"2003","author":"mason","key":"ref20"},{"key":"ref45","article-title":"A design methodology for efficient implementation of deconvolutional neural networks on an FPGA","author":"zhang","year":"2017","journal-title":"arXiv 1705 02583"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","article-title":"An overview of today’s high-level synthesis tools","volume":"16","author":"meeus","year":"2012","journal-title":"Design Automat Embedded Syst"},{"key":"ref21","first-page":"24","article-title":"Considering the total cost of FPGAs","volume":"22","author":"mason","year":"2005","journal-title":"Elektron"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICSIPA.2011.6144164"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.22"},{"key":"ref23","first-page":"1","article-title":"Gated softmax classification","author":"memisevic","year":"2011","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref26","first-page":"3","article-title":"Accelerating deep convolutional neural networks using specialized hardware","volume":"2","author":"ovtcharov","year":"2015","journal-title":"Microsoft Research"},{"journal-title":"Xilinx UG810—KC705 Evaluation Board for the Kintex-7 FPGA User Guide","year":"2019","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09252894.pdf?arnumber=9252894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:54:53Z","timestamp":1639770893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9252894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3036975","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}