{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:29:21Z","timestamp":1764332961125,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST), Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2221-E-033-041-MY2"],"award-info":[{"award-number":["MOST 108-2221-E-033-041-MY2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3040366","type":"journal-article","created":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T21:21:44Z","timestamp":1606339304000},"page":"214716-214731","source":"Crossref","is-referenced-by-count":8,"title":["A High-Accuracy Hardware-Efficient Multiply\u2013Accumulate (MAC) Unit Based on Dual-Mode Truncation Error Compensation for CNNs"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7969-9015","authenticated-orcid":false,"given":"Song-Nien","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9004-5864","authenticated-orcid":false,"given":"Yu-Shin","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2245252"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1192","DOI":"10.1109\/TCSI.2008.2008503","article-title":"A new redundant binary booth encoding for fast 2n-bit multiplier design","volume":"56","author":"he","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.39"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2709801"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2440731"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2302447"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.121"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3301278"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062259"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2936192"},{"key":"ref40","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","volume":"28","author":"han","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702349"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950386"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2873716"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933862"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851675"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.89"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027327"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2163694"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2111610"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2735490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2810831"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2167275"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857078"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2019.1800286"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351354"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2918951"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2090572"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.817779"},{"key":"ref21","first-page":"1146","article-title":"A statistical error-compensated booth multipliers and its DCT applications","author":"chen","year":"2010","journal-title":"Proc Conf IEEE Tencon Region 10"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2816019"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032289"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2015.2439281"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.6.1180"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2913743"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848956"},{"key":"ref43","article-title":"Hardware-oriented approximation of convolutional neural networks","author":"gysel","year":"2016","journal-title":"arXiv 1604 03168"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1109\/TVLSI.2004.825853","article-title":"Design of low-error fixed-width modified booth multiplier","volume":"12","author":"cho","year":"2004","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09270007.pdf?arnumber=9270007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:11Z","timestamp":1639770911000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9270007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3040366","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}