{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T09:19:48Z","timestamp":1780996788499,"version":"3.54.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Chung-Ang University Young Scientist Scholarship in 2020"},{"DOI":"10.13039\/501100003725","name":"National Research Foundation (NRF) funded by the Ministry of Education of Korea through the BK21 Plus Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3043123","type":"journal-article","created":{"date-parts":[[2020,12,8]],"date-time":"2020-12-08T00:07:39Z","timestamp":1607386059000},"page":"223574-223587","source":"Crossref","is-referenced-by-count":9,"title":["A Preliminary Study: Towards Parallel Garbage Collection for NAND Flash-Based SSDs"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0774-6556","authenticated-orcid":false,"given":"Guangyu","family":"Zhu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6202-6690","authenticated-orcid":false,"given":"Jaehyun","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4512-0121","authenticated-orcid":false,"given":"Yongseok","family":"Son","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","author":"norcott","year":"2003","journal-title":"Iozone Filesystem Benchmark"},{"key":"ref38","year":"2019","journal-title":"Mt29f32g08cbaca Mt29f32g08cbecb Datasheet"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485732.2485745"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3078468.3078479"},{"key":"ref31","author":"lee","year":"2020","journal-title":"Traces From Understanding Storage Traffic Characteristics on Enterprise Virtual Desktop Infrastructure"},{"key":"ref30","article-title":"Multi-page parallel program flash memory","author":"koya","year":"2012"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CBD.2018.00014"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2015.7389802"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2013.6626235"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762711"},{"key":"ref28","article-title":"Multipage program scheme for flash memory","author":"kim","year":"2016"},{"key":"ref27","first-page":"239","article-title":"A buffer management scheme for improving random writes in flash storage","author":"kim","year":"2018","journal-title":"Proc 6th USENIX Conf File Storage Technol"},{"key":"ref29","first-page":"813","article-title":"Practical erase suspension for modern low-latency ssds","author":"kim","year":"2019","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref2","author":"aravindan","year":"2018","journal-title":"Flash 101 The NAND Flash Electrical Interface"},{"key":"ref1","first-page":"1","article-title":"Design tradeoffs for SSD performance","volume":"57","author":"agrawal","year":"2008","journal-title":"Proc Annu Tech Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297279"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665715"},{"key":"ref21","year":"2001","journal-title":"Atomic Builtins Using the Gnu Compiler Collection (GCC)"},{"key":"ref24","first-page":"8","article-title":"Solid state drive vs. hard disk drive price and performance study","author":"kasavajhala","year":"2011","journal-title":"Dell Technical White Paper"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2750658"},{"key":"ref26","first-page":"202","article-title":"11.4 a 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","article-title":"Postmark: A new file system benchmark","author":"katcher","year":"1997"},{"key":"ref50","article-title":"Flash interface specification","year":"0"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926263"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.5460"},{"key":"ref55","first-page":"1","article-title":"Reducing garbage collection overhead in SSD based on workload prediction","author":"yang","year":"2020","journal-title":"Proceedings of 4th USENIX Workshop on Hot Topics in Storage and File Systems"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2019.8834722"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6414990"},{"key":"ref10","year":"2020","journal-title":"Mqsim Perform Precondition"},{"key":"ref11","author":"corporation","year":"2020","journal-title":"Microsoft Production Server Traces"},{"key":"ref40","year":"0","journal-title":"OCZ RevoDrive PCI-Express SSD Specifications"},{"key":"ref12","first-page":"1","article-title":"Exploiting latency variation for access conflict reduction of NAND flash memory","author":"cui","year":"2016","journal-title":"Proc 32nd Symp Mass Stor Syst Technol (MSST)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2019.2910890"},{"key":"ref14","year":"2005","journal-title":"Intel Itanium Processor-Specific Application Binary Interface (ABI)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218627"},{"key":"ref16","first-page":"91","article-title":"Leveraging value locality in optimizing nand flash-based ssds","author":"gupta","year":"2011","journal-title":"Proc FAST"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2677160"},{"key":"ref18","article-title":"Methods and apparatus for NAND flash memory","author":"hsu","year":"2020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref3","author":"bates","year":"2003","journal-title":"UMass Trace Repository"},{"key":"ref6","article-title":"Contributors the disksim simulation environment version 4.0 reference manual","author":"bucy","year":"2008"},{"key":"ref5","first-page":"359","article-title":"Lightnvm: The linux open-channel SSD subsystem","author":"bj\u00f8rling","year":"2017","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2010.07.003"},{"key":"ref7","author":"burch","year":"2011","journal-title":"Cache in a Memory Hierarchy"},{"key":"ref49","first-page":"49","article-title":"Mqsim: A framework for enabling realistic studies of modern multi-queue ssd devices","author":"tavakkol","year":"2018","journal-title":"USENIX Conf on File and Storage Tech"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3208040.3208048"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.14778\/2536360.2536372"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310252"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014027"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/4.475701","article-title":"A 3.3 v 32 mb NAND flash memory with incremental step pulse programming scheme","volume":"30","author":"suh","year":"1995","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref42","year":"2019","journal-title":"K9XXG08UXA datasheet"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.86"},{"key":"ref44","article-title":"Flash translation layer design in solid state drives","author":"shahidi","year":"2017"},{"key":"ref43","year":"2020","journal-title":"Pm830 Datasheet"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09285281.pdf?arnumber=9285281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:26Z","timestamp":1639770926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9285281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":56,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3043123","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}