{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T22:05:23Z","timestamp":1769205923989,"version":"3.49.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["200021-169084 MAJesty"],"award-info":[{"award-number":["200021-169084 MAJesty"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ERC project","award":["H2020-ERC-2014-ADG 669354 CyberCare"],"award-info":[{"award-number":["H2020-ERC-2014-ADG 669354 CyberCare"]}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7849"],"award-info":[{"award-number":["FA8650-18-2-7849"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2710.001"],"award-info":[{"award-number":["2710.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2867.001"],"award-info":[{"award-number":["2867.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3045014","type":"journal-article","created":{"date-parts":[[2020,12,15]],"date-time":"2020-12-15T21:10:08Z","timestamp":1608066608000},"page":"226828-226844","source":"Crossref","is-referenced-by-count":4,"title":["Extending Boolean Methods for Scalable Logic Synthesis"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1114-8476","authenticated-orcid":false,"given":"Eleonora","family":"Testa","sequence":"first","affiliation":[]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0229-8766","authenticated-orcid":false,"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Vuillod","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7827-3215","authenticated-orcid":false,"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/12.73590"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref33","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"2006","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref31","author":"khatri","year":"2011","journal-title":"Advanced Techniques in Logic Synthesis Optimizations and Applications"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927103"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-5193(74)80037-8"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996691"},{"key":"ref35","first-page":"1","article-title":"A simple BDD package without variable reordering and its application to logic optimization with permissible functions","author":"miyasaka","year":"2019","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114868"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927194"},{"key":"ref40","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref12","author":"knuth","year":"2015","journal-title":"The Art of Computer Programming Volume 4 Fascicle 6 Satisfiability"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref14","first-page":"1","article-title":"The EPFL combinational benchmark suite","author":"amar\u00f9","year":"2015","journal-title":"Proc 24th Int Workshop Log Synth"},{"key":"ref15","first-page":"49","article-title":"The decomposition and factorization of Boolean expressions","author":"brayton","year":"1982","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869760"},{"key":"ref17","author":"hachtel","year":"2006","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.3211"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860955"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref27","article-title":"SAT-based optimization with dont-cares revisited","author":"mishchenko","year":"2017","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232202"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Proc Int Conf Comput -Aided Verification"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715185"},{"key":"ref5","author":"micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.35836"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.469659"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714776"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3154-8_3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342108"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429513"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2019.8734973"},{"key":"ref22","author":"knuth","year":"2011","journal-title":"The Art of Computer Programming Volume 4A"},{"key":"ref21","author":"drechsler","year":"2013","journal-title":"Binary Decision Diagrams Theory and Implementation"},{"key":"ref42","author":"warren","year":"2002","journal-title":"Hacker’s Delight"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref41","first-page":"50","article-title":"Developing synthesis flows without human knowledge","author":"yu","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76961"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878187"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref43","first-page":"1","article-title":"Support-reducing functional decomposition for FPGA technology mapping","author":"machado","year":"2018","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488792"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09294142.pdf?arnumber=9294142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:35Z","timestamp":1639770935000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3045014","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}