{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T18:40:26Z","timestamp":1778697626929,"version":"3.51.4"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001691","name":"JSPS KAKENHI","doi-asserted-by":"publisher","award":["22240022"],"award-info":[{"award-number":["22240022"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"JSPS KAKENHI","doi-asserted-by":"publisher","award":["15H01706"],"award-info":[{"award-number":["15H01706"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"JSPS KAKENHI","doi-asserted-by":"publisher","award":["20H04258"],"award-info":[{"award-number":["20H04258"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2020.3047619","type":"journal-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T15:46:56Z","timestamp":1609170416000},"page":"2644-2654","source":"Crossref","is-referenced-by-count":14,"title":["An Energy-Efficient Time-Domain Analog CMOS BinaryConnect Neural Network Processor Based on a Pulse-Width Modulation Approach"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2303-0280","authenticated-orcid":false,"given":"Masatoshi","family":"Yamaguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3671-8319","authenticated-orcid":false,"given":"Goki","family":"Iwamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5824-4719","authenticated-orcid":false,"given":"Yuta","family":"Nishimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3669-1371","authenticated-orcid":false,"given":"Hakaru","family":"Tamukoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2708-4307","authenticated-orcid":false,"given":"Takashi","family":"Morie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.654937"},{"key":"ref38","article-title":"Energy-efficient time-domain Vector-by-Matrix multiplier for neurocomputing and beyond","author":"bavandpour","year":"2017","journal-title":"ArXiv 1711 10673"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662311"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993627"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2016.7751490"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.7567\/APEX.9.034201"},{"key":"ref37","article-title":"A time-domain analog weighted-sum calculation model for extremely low power VLSI implementation of multi-layer neural networks","author":"wang","year":"2018","journal-title":"arXiv 1810 06819"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46687-3_26"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883394"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662340"},{"key":"ref10","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","article-title":"An energy-efficient time-domain analog VLSI neural network processor based on a pulse-width modulation approach","author":"yamaguchi","year":"2019","journal-title":"arXiv 1902 07707"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993629"},{"key":"ref12","first-page":"418","article-title":"A 2.5GHz 7.7TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40nm","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref14","first-page":"1","article-title":"An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology","author":"mahmoodi","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Autom Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2018.00130"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref17","first-page":"490","article-title":"A 42pJ\/decision 3.12TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"242","article-title":"A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.309904"},{"key":"ref28","first-page":"55","article-title":"Computing with spiking neurons","author":"maass","year":"1999","journal-title":"Pulsed Neural Networks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2012.231"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.2.279"},{"key":"ref3","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537456"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref8","first-page":"246","article-title":"Envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/NECO_a_00052"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1186\/s40648-019-0132-3"},{"key":"ref20","first-page":"3","article-title":"Computation in neuromorphic analog VLSI systems","author":"indiveri","year":"2001","journal-title":"Proc VII Italian Workshop Neural Nets (WIRN)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702222"},{"key":"ref22","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993628"},{"key":"ref42","author":"goto","year":"2020","journal-title":"Process Node Comparison (Gate pitch\/CPP x Minimum Metal Pitch + Fin Pitch"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref41","article-title":"Deep residual learning for image recognition","author":"he","year":"2015","journal-title":"arXiv 1512 03385"},{"key":"ref23","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"hubara","year":"2017","journal-title":"J Mach Learn Res"},{"key":"ref44","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09309221.pdf?arnumber=9309221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:49:57Z","timestamp":1641988197000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9309221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3047619","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}