{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T03:34:59Z","timestamp":1773804899865,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2218-E-002-056"],"award-info":[{"award-number":["MOST 108-2218-E-002-056"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 109-2221-E-009-165"],"award-info":[{"award-number":["MOST 109-2221-E-009-165"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2020.3048979","type":"journal-article","created":{"date-parts":[[2021,1,4]],"date-time":"2021-01-04T20:26:43Z","timestamp":1609792003000},"page":"5651-5669","source":"Crossref","is-referenced-by-count":16,"title":["An 18.39 fJ\/Conversion-Step 1-MS\/s 12-bit SAR ADC With Non-Binary Multiple-LSB-Redundant and Non-Integer-and-Split-Capacitor DAC"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0062-1013","authenticated-orcid":false,"given":"Hsuan-Lun","family":"Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8935-6745","authenticated-orcid":false,"given":"Chih-Wen","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0749-4181","authenticated-orcid":false,"given":"Poki","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2720629"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2771364"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/RFM.2004.1411082"},{"key":"ref31","first-page":"238","article-title":"An 820 $\\mu\\text{W}$\n 9b 40 MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2756036"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2843360"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref35","first-page":"243","article-title":"A 1.9 $\\mu\\text{W}$\n 4.4 fJ\/conversion-step 10b 1MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/JSSC.2015.2492781","article-title":"A 2.02-5.16 fJ\/conversion step 10 bit hybrid coarse-fine SAR ADC with time-domain Quantizer in 90 nm CMOS","volume":"51","author":"chen","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2898154"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref13","first-page":"76","article-title":"A 1.1 V 50 mW 2.5 GS\/s 7b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS","author":"alpman","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2831211"},{"key":"ref15","first-page":"246","article-title":"A 9.4-ENOB 1 V $3.8~\\mu\\text{W}$\n 100kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008509"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252475"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"ref28","first-page":"176","article-title":"A 1.2 V 10 b 20 MSample\/s non-binary successive approximation ADC in 0.13 m CMOS","author":"kuttner","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2822299"},{"key":"ref27","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2753841"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2865404"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2827883"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284346"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2876557"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2688387"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2487270"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691040"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345018"},{"key":"ref24","first-page":"1","article-title":"An 11.5-ENOB 100-MS\/s 8 mW dual-reference SAR ADC in 28 nm CMOS","author":"inerfield","year":"2014","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3469"},{"key":"ref26","first-page":"241","article-title":"A 1V 11fJ\/conversion-step 10bit 10 MS\/s asynchronous SAR ADC in 0.18 $\\mu\\text{m}$\n CMOS","author":"liu","year":"2010","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2853043"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09312602.pdf?arnumber=9312602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:57Z","timestamp":1639770957000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9312602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3048979","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}