{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:12:00Z","timestamp":1767849120651,"version":"3.49.0"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3050670","type":"journal-article","created":{"date-parts":[[2021,1,13]],"date-time":"2021-01-13T01:59:41Z","timestamp":1610503181000},"page":"9785-9799","source":"Crossref","is-referenced-by-count":33,"title":["Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6536-820X","authenticated-orcid":false,"given":"Cecilia","family":"Latotzke","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1583-3411","authenticated-orcid":false,"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref38","first-page":"238","article-title":"A 2.9TOPS\/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems","author":"desoli","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref31","article-title":"A microprocessor implemented in 65nm CMOS with configurable and bit-scalable accelerator for programmable in-memory computing","author":"jia","year":"2018","journal-title":"arXiv 1811 04047"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"11441","DOI":"10.1073\/pnas.1604850113","article-title":"Convolutional networks for fast, energy-efficient neuromorphic computing","volume":"113","author":"esser","year":"2016","journal-title":"Proc Nat Acad Sci USA"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310261"},{"key":"ref28","first-page":"222","article-title":"An always-on $3.8\\mu$\n J\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS","author":"bankman","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2020.2970550"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2921977"},{"key":"ref20","article-title":"From quantitative analysis to synthesis of efficient binary neural networks","author":"stadtmann","year":"2020","journal-title":"Proc IEEE ICM"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1474","DOI":"10.23919\/DATE.2017.7927224","article-title":"Understanding the impact of precision quantization on the accuracy and energy of neural networks","author":"hashemi","year":"2017","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.64"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009163"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1967.6011"},{"key":"ref58","first-page":"292","article-title":"Understanding the limitations of existing energy-efficient design approaches for deep neural networks","author":"chen","year":"2018","journal-title":"Proc SysML"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00061"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0408"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2852335"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref11","first-page":"10","article-title":"1.1 Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref14","year":"2020","journal-title":"The MNIST Database of Handwritten Digits"},{"key":"ref15","year":"2020","journal-title":"CIFAR-10 Dataset"},{"key":"ref16","year":"2020","journal-title":"Image"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref18","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-018-3761-1"},{"key":"ref3","article-title":"An analysis of deep neural network models for practical applications","author":"canziani","year":"2016","journal-title":"arXiv 1605 07678"},{"key":"ref6","first-page":"33","article-title":"A survey on CNN and RNN implementations","author":"hoffmann","year":"2017","journal-title":"Proc 17th Int Conf Perform Saf Robustness Complex Syst Appl (PESARO)"},{"key":"ref5","article-title":"Accelerating CNN inference on FPGAs: A survey","author":"abdelouahab","year":"2018","journal-title":"arXiv 1806 01683"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3242898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MLBDBI48998.2019.00028"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00105"},{"key":"ref46","first-page":"50c","article-title":"A 640M pixel\/s 3.65 mW sparse event-driven neuromorphic object recognition processor with on-chip learning","author":"kim","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref45","first-page":"30c","article-title":"A 3.43TOPS\/W 48.9pJ\/pixel 50.1nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40nm CMOS","author":"buhler","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00840"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2715171"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017052"},{"key":"ref43","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09318996.pdf?arnumber=9318996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:32:49Z","timestamp":1643214769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9318996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":59,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3050670","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}