{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:19:52Z","timestamp":1740169192598,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974024"],"award-info":[{"award-number":["61974024"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004608","name":"Provincial Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","award":["BK20181141"],"award-info":[{"award-number":["BK20181141"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3053350","type":"journal-article","created":{"date-parts":[[2021,1,21]],"date-time":"2021-01-21T20:55:29Z","timestamp":1611262529000},"page":"17728-17743","source":"Crossref","is-referenced-by-count":3,"title":["Analytical Modeling the Multi-Core Shared Cache Behavior With Considerations of Data-Sharing and Coherence"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8866-7189","authenticated-orcid":false,"given":"Ming","family":"Ling","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqian","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangmin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiancong","family":"Ge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2016.7724050"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.47"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291352"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095785"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.02.005"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.10.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.2991\/csece-18.2018.71"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2723878"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-014-1460-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3233182"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/773453.808204"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3291051"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2896633"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835955"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_15"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452069"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101745"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS47876.2019.00046"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"article-title":"Running PARSEC 2.1 on M5","year":"2009","author":"gebhart","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1882453.1882458"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.217"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844465"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620793"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.58"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470780"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09330608.pdf?arnumber=9330608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:21Z","timestamp":1639770981000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9330608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3053350","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}