{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T17:24:21Z","timestamp":1768584261425,"version":"3.49.0"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001863","name":"project JPNP16007, commissioned by the New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3057369","type":"journal-article","created":{"date-parts":[[2021,2,8]],"date-time":"2021-02-08T23:32:19Z","timestamp":1612827139000},"page":"24768-24786","source":"Crossref","is-referenced-by-count":17,"title":["Exploiting the Back-Gate Biasing Technique as a Countermeasure Against Power Analysis Attacks"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8761-6398","authenticated-orcid":false,"given":"Ba-Anh","family":"Dao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[]},{"given":"Anh-Tien","family":"Le","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3339-7177","authenticated-orcid":false,"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","author":"dao","year":"2020","journal-title":"C Implementation of AES-128 on SOTB Briey SoC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429415"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/9781118660027"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.79"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200282"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2008.4681732"},{"key":"ref37","year":"2020","journal-title":"Vexrisc-v A fpga friendly 32 bit risc-v cpu implementation"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2635675"},{"key":"ref35","first-page":"145","author":"ishigaki","year":"2010","journal-title":"Ultralow-power LSI Technology with Silicon on Thin Buried Oxide (SOTB) CMOSFET"},{"key":"ref34","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref10","year":"2017","journal-title":"Tutorial B5 Breaking AES (Straightforward) Version 4"},{"key":"ref40","year":"2020","journal-title":"Small Portable AES128\/192\/256 in C"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870663"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2787985"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i2.107-131"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39887-5_15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44706-7_11"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0030418"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116387"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCONS.2017.8250551"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36552-4_23"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11767480_16"},{"key":"ref29","author":"flatresse","year":"2012","journal-title":"Planar Fully Depleted Silicon Technology to Design Competitive SOC at 28 Nm and beyond"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-12160-4_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SIPROCESS.2016.7888333"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44448-3_38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2993701"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662344"},{"key":"ref20","first-page":"1","article-title":"INVITED: Protecting RISC-V against side-channel attacks","author":"mulder","year":"2019","journal-title":"Proc 56th ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2816914"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513104"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/775844.775845"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.241"},{"key":"ref41","year":"2010","journal-title":"Database of DPA Contest V2"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870301"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2819499"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_125"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2971636"},{"key":"ref25","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09348887.pdf?arnumber=9348887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:22Z","timestamp":1639771042000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9348887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3057369","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}