{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:04:35Z","timestamp":1768338275403,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"KIT"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3057900","type":"journal-article","created":{"date-parts":[[2021,2,9]],"date-time":"2021-02-09T07:23:42Z","timestamp":1612855422000},"page":"30687-30697","source":"Crossref","is-referenced-by-count":18,"title":["Minimizing Excess Timing Guard Banding Under Transistor Self-Heating Through Biasing at Zero-Temperature Coefficient"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-7231","authenticated-orcid":false,"given":"Sami","family":"Salamin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"Van Santen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5989-2950","authenticated-orcid":false,"given":"Martin","family":"Rapp","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring $2^{nd}$\n-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588~\\mu\\text{m}^{2}$\n SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2990672"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.12.034"},{"key":"ref11","first-page":"11.6.1","article-title":"Self-heating on bulk FinFET from 14 nm down to 7 nm node","author":"jang","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2674658"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-52017-5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313862"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2502062"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref17","year":"2020","journal-title":"Cell library"},{"key":"ref18","year":"2018","journal-title":"Voltus IC Power Integrity Solution"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598294"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.953485"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref3","author":"tsividis","year":"2011","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619758"},{"key":"ref29","year":"2020","journal-title":"Nangate open cell library"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025884"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269420"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330659"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0748-5_2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.259622"},{"key":"ref1","first-page":"747","article-title":"The effect of process variation on device temperature in finFET circuits","author":"hwan choi","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCS.2011.5945660"},{"key":"ref22","year":"2018","journal-title":"Synopsys EDA Tools Flow"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0751"},{"key":"ref23","year":"2018","journal-title":"Cadence EDA Tool Flows"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2717790"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09350273.pdf?arnumber=9350273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:44Z","timestamp":1639771004000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9350273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3057900","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}