{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T04:57:06Z","timestamp":1769317026082,"version":"3.49.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3058391","type":"journal-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T10:39:30Z","timestamp":1613817570000},"page":"28001-28011","source":"Crossref","is-referenced-by-count":10,"title":["All-Bit-Line Read Scheme With Locking Bit-Line and Amplifying Sense Node in NAND Flash"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5758-632X","authenticated-orcid":false,"given":"Jun Ho","family":"An","sequence":"first","affiliation":[]},{"given":"Jin Young","family":"Chun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8803-1124","authenticated-orcid":false,"given":"Hyun Kook","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"46","article-title":"An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology","author":"byeon","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523239"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007152"},{"key":"ref13","article-title":"Non-volatile memory device and read method thereof","author":"sim","year":"2015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.568831"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2912081"},{"key":"ref17","first-page":"1","article-title":"Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node","author":"jung","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488392"},{"key":"ref19","first-page":"111","article-title":"16-gigabit, 8-level NAND flash memory with 51 nm 44-cell string technology","author":"kim","year":"2008","journal-title":"Proc 35th Eur Solid-State Device Res Conf (ESSDERC)"},{"key":"ref4","first-page":"218","article-title":"A 1Tb 4b\/cell NAND flash memory with $\\text{t}_{\\mathrm {PROG}} =2$\nms, $\\text{t}_{\\mathrm {R}} = 110\\,\\,{\\mu}\\text{s}$\n and 1.2 Gb\/s high-speed IO rate","author":"kim","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"246","article-title":"A 5.6 MB\/s 64 Gb 4b\/cell NAND flash memory in 43 nm CMOS","author":"trinh","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3026232"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2909567"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818143"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3021498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523279"},{"key":"ref9","first-page":"502","article-title":"A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology","author":"lee","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref20","first-page":"334","article-title":"19.5 three-dimensional 128 Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50 MB\/s high-speed programming","author":"park","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","article-title":"Enabling 3D QLC NAND flash","author":"stoica","year":"2019"},{"key":"ref21","first-page":"210","article-title":"A 1.33 Tb 4-bit\/cell 3D-flash memory on a 96-word-line-layer technology","author":"shibata","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09351932.pdf?arnumber=9351932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:23Z","timestamp":1639771043000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9351932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3058391","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}