{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,8]],"date-time":"2026-10-08T20:34:45Z","timestamp":1791491685639,"version":"4.3.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3061349","type":"journal-article","created":{"date-parts":[[2021,2,23]],"date-time":"2021-02-23T15:57:53Z","timestamp":1614095873000},"page":"33487-33497","source":"Crossref","is-referenced-by-count":25,"title":["An In-DRAM BIST for 16 Gb DDR4 DRAM in the 2nd 10-nm-Class DRAM Process"],"prefix":"10.1109","volume":"9","author":[{"given":"Jaewon","family":"Park","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae Hoon","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sang-Kil","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ki Chul","family":"Chun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyomin","family":"Sohn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062977"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2017.09.121"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.28991\/ijse-01125"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097123"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3224419"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.14"},{"key":"ref13","first-page":"316","article-title":"18.2 a 1.2 V 20nm 307GB\/s HBM DRAM with at-speed wafer-level I\/O test scheme and adaptive refresh considering temperature distribution","author":"sohn","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"330","article-title":"22.1 a 1.1 V 16GB 640GB\/s HBM2E DRAM with a data-bus window-extension technique and a synergetic on-die ECC scheme","author":"oh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904447"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.812498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.857185"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.110758"},{"key":"ref19","first-page":"1338","article-title":"Off-state leakage current model for tail mode retention time distribution of 256-Mb DRAM cell with negative wordline bias","volume":"45","author":"yi","year":"2004","journal-title":"J Korean Phys Soc"},{"key":"ref28","year":"2005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3027360"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref3","first-page":"336","article-title":"A meta-stable leakage phenomenon in DRAM charge storage—Variable hold time","author":"yaney","year":"1987","journal-title":"IEDM Tech Dig"},{"key":"ref6","year":"2012"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000153"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CSITechnol.2017.8312145"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2445053"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699247"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158152"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.116308"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.844743"},{"key":"ref21","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"Proc Memory Forum"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485929"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09360743.pdf?arnumber=9360743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T14:56:59Z","timestamp":1639753019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9360743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3061349","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}