{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:32:32Z","timestamp":1770539552869,"version":"3.49.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"the","award":["NRF-2019M3F3A1A02071969"],"award-info":[{"award-number":["NRF-2019M3F3A1A02071969"]}]},{"name":"the","award":["NRF-2019M3F3A1A02071966"],"award-info":[{"award-number":["NRF-2019M3F3A1A02071966"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3061721","type":"journal-article","created":{"date-parts":[[2021,2,24]],"date-time":"2021-02-24T20:46:13Z","timestamp":1614199573000},"page":"35549-35561","source":"Crossref","is-referenced-by-count":25,"title":["High-Performance and Area-Efficient Ferroelectric FET-Based Nonvolatile Flip-Flops"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5927-9390","authenticated-orcid":false,"given":"Se Keon","family":"Kim","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7545-2429","authenticated-orcid":false,"given":"Tae Woo","family":"Oh","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4772-2695","authenticated-orcid":false,"given":"Sehee","family":"Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9028-4603","authenticated-orcid":false,"given":"Dong Han","family":"Ko","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.828992"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2776263"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2501319"},{"key":"ref32","first-page":"15","article-title":"14 nm ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications","author":"krivokapic","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.116"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3045380"},{"key":"ref37","first-page":"12","article-title":"Experimental study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO2","author":"kobayashi","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref35","article-title":"A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","author":"auth","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref34","year":"2019","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref40","first-page":"150t","article-title":"High sigma measurement of random threshold voltage variation in 14 nm Logic FinFET technology","author":"giles","year":"2015","journal-title":"Proc Symp VLSI Technol (VLSI Technol )"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1859"},{"key":"ref13","first-page":"109","article-title":"A comparative study of STT-MTJ based non-volatile flip-flops","author":"na","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865544"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2440738"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3020939"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3032576"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334891"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838430"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871119"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1109\/4.280693","article-title":"standby\/active mode logic for sub-1-v operating ulsi memory","volume":"29","author":"takashima","year":"1994","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329362"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2527710"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref2","first-page":"1","year":"2016","journal-title":"Cellular networks for massive IoT - enabling low power wide area applications"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2446937"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2970118"},{"key":"ref20","first-page":"84","article-title":"A 65 nm reram-enabled nonvolatile processor with $6\\times$\n reduction in restore time and $4\\times$\n higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"ref42","first-page":"322","article-title":"19.6 A 40-to-80MHz sub-$4~\\mu \\text{W}$\n\/MHz ULV cortex-M0 MCU SoC in 28 nm FDSOI with dual-loop adaptive back-bias generator for $20~\\mu \\text{s}$\n wake-up from deep fully retentive sleep mode","author":"bol","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref41","year":"2019","journal-title":"Scalable CMOS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2702741"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927347"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063136"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2829348"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09361560.pdf?arnumber=9361560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T17:30:20Z","timestamp":1681234220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9361560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3061721","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}