{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:29:38Z","timestamp":1750310978646,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft (DFG) through the Joint Research in the Project IMBRA","doi-asserted-by":"publisher","award":["FE 412\/8-1","RE 4182\/2-1"],"award-info":[{"award-number":["FE 412\/8-1","RE 4182\/2-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3063238","type":"journal-article","created":{"date-parts":[[2021,3,2]],"date-time":"2021-03-02T20:58:10Z","timestamp":1614718690000},"page":"43684-43700","source":"Crossref","is-referenced-by-count":11,"title":["RISC-V3: A RISC-V Compatible CPU With a Data Path Based on Redundant Number Systems"],"prefix":"10.1109","volume":"9","author":[{"given":"Marc","family":"Reichenbach","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"Knodtel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Rachuj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1147\/rd.111.0025"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.2200\/S00273ED1V01Y201006CAC010"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/DATE.2012.6176470"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/IMCCC.2012.397"},{"year":"2020","journal-title":"Embench Open benchmarks for embedded platforms","key":"ref36"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/TVLSI.2019.2926114"},{"year":"2007","author":"hennessy","journal-title":"Computer Architecture A Quantitative Approach","key":"ref34"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISPCC.2017.8269755"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2020.2978765"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/978-3-030-32523-7_27"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1049\/el:19930294"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2989081.2989124"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TC.2006.79"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/s11265-005-4177-6"},{"year":"1993","author":"noll","article-title":"Anordnung zur bitparallen addition von binärzahlen mit carry-save überlaufkorrektur","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1007\/BF00927839"},{"key":"ref19","volume":"1","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual"},{"key":"ref28","first-page":"46","article-title":"QEMU, a fast and portable dynamic translator","volume":"41","author":"bellard","year":"2005","journal-title":"Proc USENIX Annu Tech Conf"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ARITH.1997.614875"},{"key":"ref27","article-title":"Impact of performance estimation of fast processor simulators","author":"rachuj","year":"2020","journal-title":"Proc Simulation Tools Techn (SIMUtools)"},{"year":"1998","author":"williams","article-title":"SRT division diagrams and their usage in designing custom integrated circuits for division","key":"ref3"},{"year":"1981","author":"weinberger","article-title":"4-2 carry-save adder module","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1016\/j.sysarc.2016.04.012"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/12.8722"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1016\/B978-155860798-9\/50004-X"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1007\/s11265-005-4943-5"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/12.46283"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1142\/S0218126620501364"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TEC.1961.5219227"},{"year":"2014","author":"asanovi?","article-title":"Instruction sets should be free: The case for RISC-V","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TC.2003.1244949"},{"year":"2017","author":"hagelauer","journal-title":"Integrierte memristor-basierte Rechner-Architekturen (IMBRA)","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/MWSCAS.1993.343400"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ACSSC.2001.987769"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1007\/978-3-319-77610-1_7"},{"year":"1990","author":"nishiyama","article-title":"Divider and arithmetic processing units using signed digit operands","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09366755.pdf?arnumber=9366755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:26Z","timestamp":1639771046000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9366755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3063238","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}