{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T10:39:07Z","timestamp":1774694347243,"version":"3.50.1"},"reference-count":73,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation (NRF) through the Korean Government","doi-asserted-by":"publisher","award":["NRF-2020R1I1A3073683"],"award-info":[{"award-number":["NRF-2020R1I1A3073683"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3067644","type":"journal-article","created":{"date-parts":[[2021,3,22]],"date-time":"2021-03-22T20:22:09Z","timestamp":1616444529000},"page":"46573-46588","source":"Crossref","is-referenced-by-count":6,"title":["Power Delivery Networks for Embedded Mobile SoCs: Architectural Advancements and Design Challenges"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7574-8695","authenticated-orcid":false,"given":"Muhammad Abrar","family":"Akram","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0045-9984","authenticated-orcid":false,"given":"In-Chul","family":"Hwang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3589-086X","authenticated-orcid":false,"given":"Sohmyung","family":"Ha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","first-page":"416","article-title":"A single-inductor 4-output SoC with dynamic droop allocation and adaptive clocking for enhanced performance and energy efficiency in 65 nm CMOS","author":"huang","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref72","first-page":"382","article-title":"A 480 mA output-capacitor-free synthesizable digital LDO using CMP-triggered oscillator and droop detector with 99.99 current efficiency, 1.3ns response time, and 9.8A\/mm2 current density","author":"oh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref71","first-page":"380","article-title":"A fully synthesizable distributed and scalable all-digital LDO in 10 nm CMOS","author":"bang","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref70","first-page":"414","article-title":"A distributed digital LDO with time-multiplexing calibration loop achieving 40A\/mm2 current density and 1 mA-to-6.4 A ultra-wide load range in 5 nm FinFET CMOS","author":"jung","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2290702"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265499"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180306"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157253"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2009.5316334"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757446"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0193"},{"key":"ref35","first-page":"319","article-title":"Powwer supply on chip (integration of inductors and capacitors with active semiconductors)","author":"math\u00fana","year":"2012","journal-title":"Proc Int Symp Power Semiconductor Devices ICs"},{"key":"ref34","first-page":"17","article-title":"A fully-integrated CMOS DC-DC step-down converter, using a bondwire spiral inductor","author":"wens","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744833"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844601"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-017-1028-x"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946218"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2888866"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2198891"},{"key":"ref65","first-page":"321","article-title":"UVFR: A unified voltage and frequency regulator with 500 MHz\/0.84 V to 100 KHz\/0.27 V operating range, 99.4% current efficiency and 27% supply guardband reduction","author":"gangopadhyay","year":"2016","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936968"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2008.4592470"},{"key":"ref67","first-page":"1","article-title":"UniCaP-2: Phase-locked adaptive clocking with rapid clock cycle recovery in 65 nm CMOS","author":"sun","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref68","first-page":"316","article-title":"A 7 nm all-digital unified voltage and frequency regulator based on a high-bandwidth 2-phase buck converter with package inductors","author":"atallah","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2012.0114"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909344"},{"key":"ref1","article-title":"CPU vs. SoC—The battel for the future computing","author":"zlatanov","year":"2015","journal-title":"Proc Syst Chip Conf"},{"key":"ref20","first-page":"96","article-title":"5.1 POWER8: A 12-core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2226378"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413400"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2230408"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783308"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902204"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692627"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2014.6934024"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927185"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2072997"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref57","first-page":"1","article-title":"A quad-output elastic switched capacitor converter and per-core LDO with 87% power efficiency and $2.5\\times$\n core-frequency range improvement","author":"gangopadhyay","year":"2020","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162827"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956413"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2979336"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"ref52","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2921874"},{"key":"ref12","first-page":"251","article-title":"Power delivery and management in nanoscale ICs","author":"vaisaband","year":"2015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906204"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2010.5433622"},{"key":"ref15","first-page":"432","article-title":"FIVR—Fully integrated voltage regulators on 4th generation intel core SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE Appl Power Electron Conf Expo (APEC)"},{"key":"ref16","first-page":"400","article-title":"A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8A\/mm2","author":"sturcken","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2100829"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2192136"},{"key":"ref19","first-page":"98","article-title":"5.2 distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor","author":"toprak-deniz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/63.892832"},{"key":"ref3","article-title":"Fine-grained power delivery and management with all-digital capacitor-less low-dropout regulators","author":"akram","year":"2019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2752839"},{"key":"ref5","article-title":"An analytical comparison of alternative control techniques for powering next-generation microprocessors","author":"miftakhutdinov","year":"2001","journal-title":"Proc Texas Instrum Seminar"},{"key":"ref8","first-page":"149","article-title":"Fine-grain on-chip power management using digital and digitally-assisted linear voltage regulators","author":"nasir","year":"2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757359"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135434"},{"key":"ref9","first-page":"195","article-title":"Managing power and performance for system-on-chip designs using voltage islands","author":"lackey","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2771942"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012467"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.3009451"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871039"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2017.2727047"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2235732"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.2002053"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2954700"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09382257.pdf?arnumber=9382257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:13Z","timestamp":1639770913000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9382257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":73,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3067644","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}