{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T02:09:19Z","timestamp":1775354959835,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Collaborative Research in Engineering Science and Technology","award":["304\/PELECT\/6050378\/C121"],"award-info":[{"award-number":["304\/PELECT\/6050378\/C121"]}]},{"DOI":"10.13039\/501100004595","name":"Universiti Sains Malaysia Research University Grant","doi-asserted-by":"publisher","award":["1001\/PCEDEC\/8014079"],"award-info":[{"award-number":["1001\/PCEDEC\/8014079"]}],"id":[{"id":"10.13039\/501100004595","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fundamental Research Grant Scheme","award":["1001\/PCEDEC\/6071449"],"award-info":[{"award-number":["1001\/PCEDEC\/6071449"]}]},{"name":"QED Venture"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3068482","type":"journal-article","created":{"date-parts":[[2021,3,24]],"date-time":"2021-03-24T19:45:17Z","timestamp":1616615117000},"page":"48831-48840","source":"Crossref","is-referenced-by-count":6,"title":["An 0.4\u20132.8 GHz CMOS Power Amplifier With On-Chip Broadband-Pre-Distorter (BPD) Achieving 36.1\u201338.6% PAE and 21 dBm Maximum Linear Output Power"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9659-6894","authenticated-orcid":false,"given":"Selvakumar","family":"Mariappan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0313-8462","authenticated-orcid":false,"given":"Jagadheswaran","family":"Rajendran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusman M.","family":"Yusof","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norlaili M.","family":"Noh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binboga Siddik","family":"Yarman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2015.2498079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2498150"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778275"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2177856"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2175234"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2015.2495138"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2016.2630920"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2380319"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870253"},{"key":"ref19","first-page":"295","article-title":"A frequency tuneable switched-capacitor PA in 65nm CMOS","author":"bai","year":"2019","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2292608"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2193898"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT.2015.7377918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2014.08.010"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310356"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"598","DOI":"10.1109\/JSSC.2015.2508023","article-title":"A broadband mixed-signal CMOS power amplifier with a hybrid Class-G Doherty efficiency enhancement technique","volume":"51","author":"hu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2010.939321"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2222918"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics7110271"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483363"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2678678"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2915616"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2009.934688"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0101862"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196629"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2776143"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09385133.pdf?arnumber=9385133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:16Z","timestamp":1639770916000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9385133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3068482","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}