{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T18:48:16Z","timestamp":1773773296832,"version":"3.50.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Korea government","doi-asserted-by":"publisher","award":["2019R1A2C3011079"],"award-info":[{"award-number":["2019R1A2C3011079"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3071517","type":"journal-article","created":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T20:03:03Z","timestamp":1617825783000},"page":"56443-56456","source":"Crossref","is-referenced-by-count":7,"title":["On-Chip Error Detection Reusing Built-In Self-Repair for Silicon Debug"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunggoy","family":"Oh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606499"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874912"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2971481"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334892"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2835462"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.6"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164951"},{"key":"ref27","first-page":"1","article-title":"Programmable logic core based post-silicon debug for SoCs","author":"quinton","year":"2007","journal-title":"Proc IEEE Silicon Debug Diagnosis Workshop"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.83"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651893"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778084"},{"key":"ref22","author":"amos","year":"2016","journal-title":"CertusTM Silicon Debug Don’t Prototype Without"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818690"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2678504"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref26","first-page":"37","article-title":"System-level validation of the Intel Pentium M processor","volume":"7","author":"silas","year":"2003","journal-title":"Intel Technol J"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"ref50","year":"2011","journal-title":"PDK 45nm Open Cell Library"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041817"},{"key":"ref11","year":"2013","journal-title":"CoreSight Technical Introduction"},{"key":"ref40","first-page":"2174","article-title":"Optimized built-in self-repair for multiple memories","volume":"24","author":"kang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"fai ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/TCAD.2012.2232350","article-title":"On multiplexed signal tracing for post-silicon validation","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.122"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2561920"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0202216"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050501"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624283"},{"key":"ref6","first-page":"648","article-title":"Re-using DFT logic for functional and silicon debugging test","author":"gu","year":"2002","journal-title":"Proc Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041815"},{"key":"ref49","year":"2019","journal-title":"Tessent MemoryBIST"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398067"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917195"},{"key":"ref48","year":"2011","journal-title":"OpenSPARC-Based SoC"},{"key":"ref47","year":"2010","journal-title":"Amber Arm-compatible Core"},{"key":"ref42","first-page":"1","article-title":"3D-IC BISR for stacked memories using cross-die spares","author":"chi","year":"2012","journal-title":"Proc VLSI Design Autom Test"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920999"},{"key":"ref44","first-page":"1763","article-title":"A new 3-D fuse architecture to improve yield of 3-D memories","volume":"35","author":"kang","year":"2016","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2410274"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09398706.pdf?arnumber=9398706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T20:19:38Z","timestamp":1643228378000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9398706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3071517","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}