{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T19:03:57Z","timestamp":1770491037898,"version":"3.49.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"MEXT through the \u201cNext Generation High-Performance Computing Infrastructures and Applications Research and Development Program\u201d"},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["JP17H01707"],"award-info":[{"award-number":["JP17H01707"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["JP18H03246"],"award-info":[{"award-number":["JP18H03246"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3074171","type":"journal-article","created":{"date-parts":[[2021,4,21]],"date-time":"2021-04-21T04:39:28Z","timestamp":1618979968000},"page":"65277-65292","source":"Crossref","is-referenced-by-count":15,"title":["A Highly-Efficient and Tightly-Connected Many-Core Overlay Architecture"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8504-4739","authenticated-orcid":false,"given":"Riadh Ben","family":"Abdelhamid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9744-8271","authenticated-orcid":false,"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"2GRVI Phalanx: A 1332-core RISC-V RV64I processor cluster array with an HBM2 high bandwidth memory system, and an OpenCL-like programming model, in a Xilinx VU37P FPGA [WIP report]","author":"gray","year":"2019","journal-title":"Proc Int Workshop (H2RC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2910824"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357403"},{"key":"ref16","first-page":"69","author":"sterling","year":"2018","journal-title":"High Performance Computing Modern Systems and Practices"},{"key":"ref17","author":"fisher","year":"2004","journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools"},{"key":"ref18","year":"2021","journal-title":"Ultra Fast Design Methodology Guide for the Vivado Design Suite"},{"key":"ref19","article-title":"Design of the RISC-V instruction set architecture","author":"waterman","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00-35"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3053679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.36"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2614981"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3339861"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.12"},{"key":"ref20","year":"2021","journal-title":"ARM AMBA AXI and ACE Protocol Specification"},{"key":"ref22","year":"2021","journal-title":"APP Metrics for Intel Microprocessors Intel"},{"key":"ref21","year":"2021","journal-title":"Xilinx alveo u200 data center accelerator card"},{"key":"ref23","year":"2021","journal-title":"UltraFast Design Methodology Guide for the Vivado Design Suite"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09408584.pdf?arnumber=9408584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:41Z","timestamp":1639770941000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9408584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3074171","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}