{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:20:49Z","timestamp":1740169249113,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Science and Technology Major Project from Minister of Science and Technology, China","award":["2018AAA0103100"],"award-info":[{"award-number":["2018AAA0103100"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U19B2041"],"award-info":[{"award-number":["U19B2041"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010877","name":"Science, Technology and Innovation Commission of Shenzhen Municipality","doi-asserted-by":"publisher","award":["20180306170609470","SGLH20180622095014688"],"award-info":[{"award-number":["20180306170609470","SGLH20180622095014688"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100019554","name":"Beijing Engineering Research Center","doi-asserted-by":"publisher","award":["BG0149"],"award-info":[{"award-number":["BG0149"]}],"id":[{"id":"10.13039\/501100019554","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004407","name":"Tsinghua National Laboratory for Information Science and Technology","doi-asserted-by":"publisher","award":["042003266"],"award-info":[{"award-number":["042003266"]}],"id":[{"id":"10.13039\/501100004407","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3078844","type":"journal-article","created":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T20:23:54Z","timestamp":1620678234000},"page":"70856-70867","source":"Crossref","is-referenced-by-count":4,"title":["An 11.05 mW\/Gbps Quad-Channel 1.25-10.3125 Gbps Serial Transceiver With a 2-Tap Adaptive DFE and a 3-Tap Transmit FFE in 40 nm CMOS"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0774-1410","authenticated-orcid":false,"given":"Hong","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8918-4250","authenticated-orcid":false,"given":"Dengjie","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziqiang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuai","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9791-4500","authenticated-orcid":false,"given":"Chun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6567-0759","authenticated-orcid":false,"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2555250"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CECNET.2011.5768704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref13","first-page":"328","article-title":"A 10 Gbps CMOS adaptive equalizer for backplane applications","volume":"1","author":"gondi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2318733"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1525"},{"key":"ref16","first-page":"438","article-title":"A 250 mW full-rate 10 Gb\/s transceiver core in 90 nm CMOS using a tri-state binary PD with 100ps gated digital output","author":"masuda","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2360697"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"ref4","first-page":"1","article-title":"Wideband flexible-reach techniques for a 0.5-16.3 Gbps fully-adaptive transceiver in 20 nm CMOS","author":"savoj","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref3","first-page":"5","article-title":"A 2.488–11.2 Gbps multi-protocol SerDes in 40 nm low-leakage CMOS for FPGA applications","author":"vamvakos","year":"2012","journal-title":"Proc IEEE 55th Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702711"},{"key":"ref5","first-page":"104","article-title":"A wide common-mode fully-adaptive multi-standard 12.5 Gb\/s backplane transceiver in 28 nm CMOS","author":"savoj","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"journal-title":"RapidIO Specification 3 0","year":"2014","key":"ref8"},{"journal-title":"IEEE 802 3ap","year":"2007","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330580"},{"journal-title":"Fibre Channel Physical Interface-5 (FC-PI-5) Rev 6 00","year":"2010","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413849"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475122"},{"key":"ref22","first-page":"932","article-title":"A novel clock and data recovery scheme for 10 Gbps source synchronous receiver in 65 nm CMOS","author":"huang","year":"2012","journal-title":"Proc IEEE 55th Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2993569"},{"key":"ref24","first-page":"791","article-title":"An 8.5–12.5 GHz wideband LC PLL with dual VCO cores for multi-protocol SerDes","author":"he","year":"2017","journal-title":"Proc IEEE 60th Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref23","first-page":"1","article-title":"An 8-11 GHz low phase noise ring voltage controlled oscillator","author":"lin","year":"2017","journal-title":"IEEE Int Conf Electron Devices and Solid-State Circuits (EDSSC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541929"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2179733"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09427124.pdf?arnumber=9427124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:03Z","timestamp":1639770963000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9427124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3078844","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}