{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T08:41:18Z","timestamp":1774428078335,"version":"3.50.1"},"reference-count":84,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3080257","type":"journal-article","created":{"date-parts":[[2021,5,14]],"date-time":"2021-05-14T19:37:25Z","timestamp":1621021045000},"page":"73133-73151","source":"Crossref","is-referenced-by-count":36,"title":["From Cryptography to Logic Locking: A Survey on the Architecture Evolution of Secure Scan Chains"],"prefix":"10.1109","volume":"9","author":[{"given":"Kimia Zamiri","family":"Azar","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4246-6736","authenticated-orcid":false,"given":"Hadi Mardani","family":"Kamali","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8904-4699","authenticated-orcid":false,"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4052-8075","authenticated-orcid":false,"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","article-title":"Hardware trust and assurance through reverse engineering: A survey and outlook from image analysis and machine learning perspectives","author":"botero","year":"2020","journal-title":"arXiv 2002 04210"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0044-3"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00208"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.15"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2915606"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2018.8494852"},{"key":"ref74","first-page":"1","article-title":"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain","author":"zhang","year":"2017","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/2505014"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968552"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818722"},{"key":"ref79","first-page":"181","article-title":"COMA: Communication and obfuscation management architecture","author":"azar","year":"2019","journal-title":"Int'l Symp on Research in Attacks Intrusions and Defenses (RAID)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2893183"},{"key":"ref32","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"karmakar","year":"2018","journal-title":"arXiv 1801 04961"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2963094"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-03515-4_6"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6407063"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-13039-2_11"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.20"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.85"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2013.47"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref1","article-title":"Trends in the global IC design service market","author":"yeh","year":"2012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407655"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116197"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00037"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107629"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89754-5_18"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2481"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.3229"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862745"},{"key":"ref54","first-page":"339","article-title":"Scan based side channel attack on dedicated hardware implementations of data encryption standard","author":"yang","year":"2004","journal-title":"Proc Int Test Conf"},{"key":"ref53","article-title":"Full hold-scan systems in microprocessors: Cost\/benefit analysis","volume":"8","author":"kuppuswamy","year":"2004","journal-title":"Intel Technology Journal"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2925237"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942049"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"97","DOI":"10.46586\/tches.v2019.i1.97-122","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","author":"azar","year":"2018","journal-title":"Proc IACR Trans Cryptograph Hardw Embedded Syst"},{"key":"ref15","first-page":"1","article-title":"InterLock: An intercorrelated logic and routing locking","author":"kamali","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3442379"},{"key":"ref16","first-page":"1","article-title":"NNgSAT: Neural network guided SAT attack on logic locked complex structures","author":"azar","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design"},{"key":"ref81","first-page":"262","article-title":"The key is left under the mat: On the inappropriate security assumption of logic locking schemes","author":"rahman","year":"2020","journal-title":"Proc IEEE Int Symp Hardw Oriented Secur Trust (HOST)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3060345"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref83","first-page":"132","article-title":"Latch-based logic locking","author":"sweeney","year":"2020","journal-title":"Int Symp Hardware Oriented Security and Trust (HOST)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035357"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240857"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref48","first-page":"1","article-title":"Modeling Techniques for Logic Locking","author":"sweeney","year":"2020","journal-title":"IEEE\/ACM Int Conf On Comput Aided Design (ICCAD)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref41","first-page":"1","article-title":"ChaoLock: Yet another SAT-hard logic locking using chaos computing","author":"kamali","year":"2021","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09431198.pdf?arnumber=9431198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:07Z","timestamp":1639770967000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9431198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":84,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3080257","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}