{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:04:08Z","timestamp":1751036648667,"version":"3.37.3"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100014364","name":"Samsung Science and Technology Foundation","doi-asserted-by":"publisher","award":["2020-11-1656"],"award-info":[{"award-number":["2020-11-1656"]}],"id":[{"id":"10.13039\/501100014364","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080722","10080590"],"award-info":[{"award-number":["10080722","10080590"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020088","name":"Korea Semiconductor Research Consortium Support Program (KSRC) for the development of the future semiconductor device","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020088","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3080294","type":"journal-article","created":{"date-parts":[[2021,5,14]],"date-time":"2021-05-14T19:37:25Z","timestamp":1621021045000},"page":"72299-72315","source":"Crossref","is-referenced-by-count":4,"title":["Cross-Corner Delay Variation Model for Standard Cell Libraries"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6334-122X","authenticated-orcid":false,"given":"Kwangsu","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4407-7619","authenticated-orcid":false,"given":"Byungha","family":"Joo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Min","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taeyang","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ki Tae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2013-8763","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2017.07.007"},{"article-title":"How to estimate forecasting quality: A system-motivated derivation of symmetric mean absolute percentage error (SMAPE) and other similar characteristics","year":"2014","author":"kreinovich","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2017.8309246"},{"journal-title":"A Practical Model to Reduce Margin Pessimism for Multi-Input Switching in Static Timing Analysis of Digital CMOS Circuits","year":"2015","author":"lutkemeyer","key":"ref32"},{"key":"ref31","first-page":"1","article-title":"Aadam: A fast, accurate, and versatile aging-aware cell library delay model using feed-forward neural network","author":"ebrahimipour","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406918"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/0169-2070(93)90079-3"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijforecast.2015.12.003"},{"key":"ref35","first-page":"63","article-title":"Synopsys technology library","author":"bhatnagar","year":"2002","journal-title":"Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime"},{"journal-title":"Multiple Input Switching (MIS) Effects in Timing 2019 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems","year":"2019","key":"ref34"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481-37"},{"key":"ref62","first-page":"153","article-title":"On the efficiency of early bird sampling (EBS) an error detection-correction scheme for data-driven voltage over-scaling","author":"rizzo","year":"2017","journal-title":"Proc IFIP\/IEEE Int Conf Very Large Scale Integr -Syst Chip"},{"journal-title":"Prime Time User Guide Version L-2016 06","year":"2016","key":"ref61"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6621-6_4"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965191"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321204"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040580"},{"journal-title":"How to Close Timing with Hundreds of Multi-ModeIMulti-Corner Views","year":"2012","author":"dalton","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/02564602.2018.1531733"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838919"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353643"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00061"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142158"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884860"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2336511"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124699"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494151"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.01.003"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/82.664253"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601885"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249417"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655931"},{"article-title":"Statistical timing using macro-model considering statistical timing value entry","year":"2015","author":"hu","key":"ref54"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747937"},{"key":"ref52","first-page":"468","article-title":"Challenges in gate level modeling for delay and Si at 65 nm and below","author":"keller","year":"2008","journal-title":"Proc 45th Annu Conf Design Autom (DAC)"},{"journal-title":"CCS Timing White Paper Version 2 0","year":"2006","key":"ref10"},{"journal-title":"Terms Definitions and Letter Symbols for Microelectronic Devices","year":"2012","key":"ref11"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2018.03.005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14771"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.62196"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6101-9_2"},{"article-title":"Dual threshold delay measurement\/scaling scheme to avoid negative and non-monotonic delay parameters in timing analysis\/characterization of circuit blocks","year":"2002","author":"maheshwari","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5469-1"},{"key":"ref17","first-page":"159","article-title":"Strategies & methodologies for low power VLSI designs: A review","volume":"1","author":"kaur","year":"2011","journal-title":"Int J Adv Eng Technol"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2219084"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753580"},{"key":"ref4","first-page":"1","article-title":"Cell library characterization using machine learning for design technology co-optimization","author":"klemme","year":"2020","journal-title":"Proc 39th Int Conf Comput -Aided Design"},{"article-title":"Method and apparatus for the analysis and optimization of variability in nanometer technologies","year":"2006","author":"srinivas","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809266"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270245"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1991.242888"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.400428"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"journal-title":"Predictive Technology Model","year":"2021","key":"ref45"},{"journal-title":"15 nm Open-Cell Library and 45 nm Freepdk","year":"2011","key":"ref48"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.cie.2020.106435"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s12652-020-02015-w"},{"journal-title":"Siliconsmart User Guide Version p-2019 06 June 2019","year":"2016","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2556118"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09431196.pdf?arnumber=9431196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:37Z","timestamp":1639771057000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9431196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3080294","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}