{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:20:34Z","timestamp":1740169234419,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3081359","type":"journal-article","created":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T21:24:42Z","timestamp":1621286682000},"page":"75892-75904","source":"Crossref","is-referenced-by-count":2,"title":["Reduced Pin-Count Test Strategy for 3D Stacked ICs Using Simultaneous Bi-Directional Signaling Based Time Division Multiplexing"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6510-3551","authenticated-orcid":false,"given":"Iftikhar A.","family":"Soomro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8850-5606","authenticated-orcid":false,"given":"Mohammad","family":"Samie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5752-1873","authenticated-orcid":false,"given":"Ian K.","family":"Jennions","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274001"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977604"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.23"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.753686"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891719"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.08.001"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193839"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0008"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1016\/j.mejo.2011.04.007","article-title":"Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect","volume":"42","author":"rao","year":"2011","journal-title":"Microelectron J"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.6.817"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/b117406"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"journal-title":"IEEE Std 1149 1-2013 (Revision of IEEE Std 1149 1-2001) - Redline 1149 1-2013","first-page":"1","year":"2013","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2005.96465"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176689"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2014.6974961"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766146"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271081"},{"key":"ref4","first-page":"874","author":"ababei","year":"2004","journal-title":"Exploring Potential Benefits of 3D FPGA Integration"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2780054"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.482203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref8","first-page":"113","article-title":"Applications of semiconductor test economics, and multisite testing to lower cost of test","author":"evans","year":"2003","journal-title":"Proc Int Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014989408897"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413134"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781315215709"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2471098"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834228"},{"journal-title":"Nangate 45 nm Library","year":"2019","key":"ref45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.44"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2359578"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783724"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2015.7203923"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5576-2"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2335426"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1587\/elex.13.20160314"},{"key":"ref43","first-page":"5","article-title":"A 3.65 mW 5 bit 2GS\/s flash ADC with built-in reference voltage in 65 nm CMOS process","author":"yang","year":"2012","journal-title":"Proc IEEE 11th Int Conf Solid-State Integr Circuit Technol (ICSICT)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1543438.1543442"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09433547.pdf?arnumber=9433547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:37Z","timestamp":1639771057000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9433547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3081359","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}