{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:01:12Z","timestamp":1776441672752,"version":"3.51.2"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea Government [Ministry of Science and ICT (MSIT)]","doi-asserted-by":"publisher","award":["2019R1A2C3011079"],"award-info":[{"award-number":["2019R1A2C3011079"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3082949","type":"journal-article","created":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T19:47:47Z","timestamp":1621885667000},"page":"76716-76729","source":"Crossref","is-referenced-by-count":4,"title":["Effective Spare Line Allocation Built-in Redundancy Analysis With Base Common Spare for Yield Improvement of 3D Memory"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2385-2375","authenticated-orcid":false,"given":"Donghyun","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231256"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802657"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2455347"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035331"},{"key":"ref31","first-page":"1","article-title":"Global built-in self-repair for 3D memories with redundancy sharing and parallel testing","author":"wang","year":"2012","journal-title":"Proc IEEE IEEE Int 3D Syst Integr Conf (3DIC) Int"},{"key":"ref30","first-page":"1","article-title":"3D-IC BISR for stacked memories using cross-die spares","author":"chi","year":"2012","journal-title":"Proc Tech Program VLSI Design Autom Test"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624283"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2667645"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref40","first-page":"301","article-title":"Design and analysis of leakage current and delay for double gate MOSFET at 45nm in CMOS technology","author":"shrivastava","year":"2013","journal-title":"Proc 7th Int Conf Intell Syst Control (ISCO)"},{"key":"ref11","first-page":"1","article-title":"Memory repair logic sharing techniques and their impact on yield","author":"nadeau-dostie","year":"2020","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775087"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342423"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2954549"},{"key":"ref15","first-page":"8","article-title":"Economics modelling for the determination of optimal known good die strategies","author":"dislis","year":"1995","journal-title":"Proc IEEE Multi-Chip Module Conf (MCMC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2296538"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920999"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.62"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715021"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2222882"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2868062"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.67"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref45","first-page":"68","article-title":"A simulator for evaluating redundancy analysis algorithms of repairable embedded memories","author":"huang","year":"2002","journal-title":"Proc 8th IEEE Int On-Line Test Workshop (IOLTW)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref42","first-page":"1","article-title":"Fail memory configuration set for RA estimation","author":"lee","year":"2020","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2750702"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"ref23","first-page":"2174","article-title":"Optimized built-in self-repair for multiple memories","volume":"24","author":"kang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2410274"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09439471.pdf?arnumber=9439471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:15Z","timestamp":1639770975000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9439471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3082949","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}