{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T22:42:38Z","timestamp":1776465758118,"version":"3.51.2"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3088448","type":"journal-article","created":{"date-parts":[[2021,6,11]],"date-time":"2021-06-11T19:43:15Z","timestamp":1623440595000},"page":"85515-85528","source":"Crossref","is-referenced-by-count":64,"title":["Time-to-Digital Converter IP-Core for FPGA at State of the Art"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4273-2774","authenticated-orcid":false,"given":"Fabio","family":"Garzetti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8056-1283","authenticated-orcid":false,"given":"Nicola","family":"Corna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7635-5308","authenticated-orcid":false,"given":"Nicola","family":"Lusardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6084-3953","authenticated-orcid":false,"given":"Angelo","family":"Geraci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOT.2020.2968724"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NSS\/MIC42101.2019.9059958"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2017.8533131"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2016.8069672"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2768082"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/s17040865"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2018.8824415"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2017.8533048"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2018.8824387"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2017.8532902"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2016.2534670"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2389227"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2596305"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TRPMS.2018.2874358"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSENS.2014.6985072"},{"key":"ref20","first-page":"281","article-title":"A novel 10 ps resolution TDC architecture implemented in a 130 nm process FPGA","author":"daigneault","year":"2010","journal-title":"Proc 8th IEEE Int NEWCAS Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2015.7581986"},{"key":"ref21","first-page":"1","article-title":"A 20-ps temperature compensated time-to-digital converter (TDC) implemented in FPGA","author":"pan","year":"2013","journal-title":"Proc IEEE Nucl Sci Symp Med Imag Conf (NSS\/MIC)"},{"key":"ref24","first-page":"1","article-title":"Multiple-event direct to histogram TDC in 65 nm FPGA technology","author":"dutton","year":"2014","journal-title":"Proc Ph D Rese Microelectron Electron Conf (PRIME)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2241789"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2475630"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2426214"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/19.571882"},{"key":"ref51","article-title":"Digital intervalometer","author":"nutt","year":"1975"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.4977594"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2018.8824302"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2019.2910921"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2018.2842787"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.5028131"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2011.6154560"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508145"},{"key":"ref16","first-page":"299","article-title":"An FPGA wave union TDC for time-of-flight applications","author":"wu","year":"2009","journal-title":"Proc IEEE Nucl Sci Symp Conf Rec (NSS\/MIC)"},{"key":"ref17","first-page":"1","article-title":"A high-precision wave union TDC implementation in FPGA","author":"caponio","year":"2013","journal-title":"Proc IEEE Nucl Sci Symp Med Imag Conf (NSS\/MIC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2008.4775079"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2015.7581245"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2019.2954173"},{"key":"ref3","first-page":"1","article-title":"Plug-and-play TOF-PET module readout based on TDC-on-FPGA and gigabit optical fiber network","author":"garzetti","year":"2019","journal-title":"Proc IEEE Nucl Sci Symp Med Imag Conf (NSS\/MIC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2015.2482601"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/OE.23.024962"},{"key":"ref8","author":"o\u2019connor","year":"1984","journal-title":"Time-Correlated Single Photon Counting"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/ac00045a726"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2018.8824659"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-28882-1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/j.nima.2018.11.100"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2014.7431149"},{"key":"ref48","year":"2017","journal-title":"UltraScale Architecture Configurable Logic Block"},{"key":"ref47","year":"2012","journal-title":"Libraries Guide for Schematic Designs"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2020.3011490"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2007.4436379"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2016.7529741"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2265555"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09452098.pdf?arnumber=9452098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:33Z","timestamp":1639770993000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9452098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3088448","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}