{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:17:22Z","timestamp":1757780242281,"version":"3.37.3"},"reference-count":68,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG) through SecuReFET","doi-asserted-by":"publisher","award":["439891087"],"award-info":[{"award-number":["439891087"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3092167","type":"journal-article","created":{"date-parts":[[2021,6,24]],"date-time":"2021-06-24T19:45:31Z","timestamp":1624563931000},"page":"91564-91574","source":"Crossref","is-referenced-by-count":10,"title":["A Survey of FPGA Logic Cell Designs in the Light of Emerging Technologies"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6522-5628","authenticated-orcid":false,"given":"Shubham","family":"Rai","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7160-6745","authenticated-orcid":false,"given":"Pallab","family":"Nath","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2610-197X","authenticated-orcid":false,"given":"Ansh","family":"Rupani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4223-0077","authenticated-orcid":false,"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228446"},{"key":"ref38","article-title":"Material targets for scaling all-spin logic","volume":"5","author":"manipatruni","year":"2016","journal-title":"Phys Rev A Gen Phys"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1557\/opl.2014.110"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046210"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359385"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123639"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973014"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/NMDC.2016.7777085"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2694969"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065389"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927200"},{"key":"ref65","first-page":"1","article-title":"A technology mapper for depth-constrained FPGA logic cells","author":"jiang","year":"2015","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref66","first-page":"1","article-title":"From NASA to EU: The evolution of the TRL scale in public sector innovation","volume":"22","author":"h\u00e9der","year":"2017","journal-title":"Innovations Journal"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021750"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/LAED.2019.8714735"},{"key":"ref68","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"journal-title":"Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design","year":"2002","author":"chinnery","key":"ref2"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.121549"},{"journal-title":"FPGA Architecture White Paper","year":"2006","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174272"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2636141"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551555"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SATA.2015.7050461"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176724"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/NEMS.2014.6908847"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681079"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2312177"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342080"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920358"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2017.7999426"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/srep29448"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.32010"},{"journal-title":"Virtex-5 FPGA User Guide","year":"2012","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref3","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720802"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929183"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032878"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2002.1032256"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174256"},{"key":"ref46","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc Design Autom Test Eur"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.66"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144367"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144310"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379012"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09464251.pdf?arnumber=9464251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:56:45Z","timestamp":1639771005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9464251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":68,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3092167","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}