{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T23:11:08Z","timestamp":1762038668942,"version":"build-2065373602"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3096664","type":"journal-article","created":{"date-parts":[[2021,7,12]],"date-time":"2021-07-12T20:34:53Z","timestamp":1626122093000},"page":"99794-99804","source":"Crossref","is-referenced-by-count":6,"title":["A Deep Learning-Based FPGA Function Block Detection Method With Bitstream to Image Transformation"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0085-5976","authenticated-orcid":false,"given":"Minzhen","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-6673","authenticated-orcid":false,"given":"Peng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"UG570 ' UltraScale Architecture Configuration User Guide","year":"2020","key":"ref31"},{"journal-title":"7 Series FPGAs Configuration User Guide (ug470)","year":"2018","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"ref11","first-page":"1803","article-title":"The unpatchable silicon: A full break of the bitstream encryption of Xilinx 7-series FPGAs","author":"ender","year":"2020","journal-title":"Proc Usenix Secur Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339165"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.12.003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2901949"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951826"},{"key":"ref17","first-page":"638","article-title":"Deep learning-based circuit recognition using sparse mapping and level-dependent decaying sum circuit representations","author":"fayyazi","year":"2019","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin47944.2019.8966236"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942145"},{"journal-title":"Zynq-7000 soc technical reference manual (ug585)","year":"2018","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495560"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-009-0275-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311255"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.18489\/sacj.v31i1.620"},{"journal-title":"UltraScale Architecture Configurable Logic Block User Guide (UG574)","year":"2017","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868191"},{"key":"ref8","first-page":"1","article-title":"COMET: A configuration memory tool to analyze, visualize and manipulate FPGAs bitstream","author":"bozzoli","year":"2018","journal-title":"Proc Int Conf Archit Comput Syst (ARCS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927114"},{"journal-title":"Thank You Bob Anderson","year":"1994","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"journal-title":"The MD5 Message Digest Algorithm RFC 1321","year":"1992","key":"ref1"},{"key":"ref20","article-title":"YOLOv3: An incremental improvement","author":"redmon","year":"2018","journal-title":"arXiv 1804 02767"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2012.28"},{"key":"ref21","first-page":"21","article-title":"SSD: Single shot multibox detector","author":"liu","year":"2016","journal-title":"Proc Eur Conf Comput Vis"},{"key":"ref24","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref23","first-page":"740","article-title":"Microsoft COCO: Common objects in context","author":"lin","year":"2014","journal-title":"Proc 13th Eur Conf Comput Vis (ECCV)"},{"key":"ref26","first-page":"1","article-title":"Adam: A method for stochastic optimization","author":"kingma","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"journal-title":"Vivado Design Suite TCL Command Reference Guide (UG835)","year":"2018","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09481224.pdf?arnumber=9481224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:09:45Z","timestamp":1643220585000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9481224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3096664","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}