{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:50:55Z","timestamp":1775667055734,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"German Research Foundation (DFG) funded Project \u201cRuntime Reconfigurable Approximate Architecture\u201d","award":["380524764"],"award-info":[{"award-number":["380524764"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3098730","type":"journal-article","created":{"date-parts":[[2021,7,20]],"date-time":"2021-07-20T20:05:24Z","timestamp":1626811524000},"page":"103691-103708","source":"Crossref","is-referenced-by-count":28,"title":["<i>ExPAN(N)D<\/i>: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-Based Systems"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2787-3720","authenticated-orcid":false,"given":"Suresh","family":"Nambi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9774-9522","authenticated-orcid":false,"given":"Salim","family":"Ullah","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2243-5350","authenticated-orcid":false,"given":"Siva Satyendra","family":"Sahoo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4724-9685","authenticated-orcid":false,"given":"Aditya","family":"Lohana","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4489-5999","authenticated-orcid":false,"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2019","journal-title":"ULTRA96-V2"},{"key":"ref38","year":"2017","journal-title":"Xilinx AXI Interconnect v2 1"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940943"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967021"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116476"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240803"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477495"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045171"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465845"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342140"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988404"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref11","first-page":"71","article-title":"Beating floating point at its own game: Posit arithmetic","volume":"4","author":"gustafson","year":"2017","journal-title":"Supercomputing Frontiers and Innovations"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00057"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342187"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920936"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00029"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715262"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW50498.2020.00371"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-020-00984-x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2020.102762"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203282"},{"key":"ref4","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref27","first-page":"1","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","volume":"abs 1511 363","author":"courbariaux","year":"2015","journal-title":"CoRR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6639344"},{"key":"ref6","first-page":"806","article-title":"Sparse convolutional neural networks","author":"liu","year":"2015","journal-title":"Proc IEEE Conf Comput Vis Pattern Recognit (CVPR)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3005286"},{"key":"ref5","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref8","article-title":"Cheetah: Mixed low-precision hardware & software co-design framework for DNNs on the edge","author":"langroudi","year":"2019","journal-title":"arXiv 1908 02386"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"ref9","first-page":"2849","article-title":"Fixed point quantization of deep convolutional networks","volume":"48","author":"lin","year":"2016","journal-title":"Proc 33rd Int Conf Int Conf Mach Learn"},{"key":"ref1","first-page":"1","article-title":"Recent trends in deep learning based natural language processing","volume":"abs 1708 2709","author":"young","year":"2017","journal-title":"CoRR"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SpaceComp.2019.00011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702349"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EMC2.2018.00012"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9101622"},{"key":"ref24","first-page":"1","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","volume":"abs 1606 6160","author":"zhou","year":"2016","journal-title":"CoRR"},{"key":"ref41","author":"wu","year":"2020","journal-title":"SmallPositHDL"},{"key":"ref23","article-title":"CLARINET: A RISC-V based framework for posit arithmetic empiricism","author":"jain","year":"2020","journal-title":"arXiv 2006 00364"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref43","first-page":"265","article-title":"TensorFlow: A system for large-scale machine learning","author":"abadi","year":"2016","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2808319"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09492075.pdf?arnumber=9492075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:07Z","timestamp":1639771027000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3098730","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}