{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:02:13Z","timestamp":1764842533805,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) grant funded by the Ministry of Science and ICT","award":["2020-0-01300"],"award-info":[{"award-number":["2020-0-01300"]}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080570"],"award-info":[{"award-number":["10080570"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Semiconductor Research Consortium (KSRC) Support Program for the Development of the Future Semiconductor Device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3107536","type":"journal-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T20:13:43Z","timestamp":1629836023000},"page":"120285-120296","source":"Crossref","is-referenced-by-count":11,"title":["A Differentiating Receiver With a Transition-Detecting DFE for Dual-Rank Mobile Memory Interface"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7857-8783","authenticated-orcid":false,"given":"Sungphil","family":"Choi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0472-0542","authenticated-orcid":false,"given":"Yong-Un","family":"Jeong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2998-8342","authenticated-orcid":false,"given":"Shin-Hyun","family":"Jeong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2675923"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136590"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681894"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1109\/TCSI.2008.2010099","article-title":"A 2-Gb\/s CMOS integrating two-tap DFE receiver for four-drop single-ended signaling","volume":"56","author":"bae","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469414"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2348860"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.924224"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987712"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2249812"},{"journal-title":"JEDEC Solid state Technology Association","year":"2014","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131730"},{"article-title":"Enabling 6.4 Gbps\/pin LPDDR5 interface using bandwidth improvement techniques","year":"0","author":"koo","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2850528"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043586"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938396"},{"key":"ref2","first-page":"608","article-title":"Optimizing ODT condition and Driver’s turn-on resistance to achieve SI of LPDDR dual rank configuration","author":"lee","year":"2019","journal-title":"Proc IEEE 21st Electron Packag Technol Conf (EPTC)"},{"key":"ref9","first-page":"494","article-title":"A 4.8 Gb\/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface","author":"shin","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2911017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.929650"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039535"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320976"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864119"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987052"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948806"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2019.8781658"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09521921.pdf?arnumber=9521921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:57:52Z","timestamp":1639771072000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9521921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3107536","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}