{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:01:53Z","timestamp":1759384913402,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004515","name":"Universiti Kebangsaan Malaysia","doi-asserted-by":"publisher","award":["GUP-2020-009"],"award-info":[{"award-number":["GUP-2020-009"]}],"id":[{"id":"10.13039\/501100004515","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3111918","type":"journal-article","created":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T20:20:52Z","timestamp":1631305252000},"page":"128117-128125","source":"Crossref","is-referenced-by-count":3,"title":["Design and Analysis of a Multirate 5-bit High-Order 52 fs<sub>rms<\/sub> \u0394 \u2211 Time-to-Digital Converter Implemented on 40 nm Altera Stratix IV FPGA"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2682-3155","authenticated-orcid":false,"given":"Ahmad Mouri Zadeh","family":"Khaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ebrahim","family":"Farshidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karim Ansari","family":"Asl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-863X","authenticated-orcid":false,"given":"Sawal Hamid Md","family":"Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masuri","family":"Othman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2806929"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206506"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3007082"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3923\/jas.2013.385.392"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2983581"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217892"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176609"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2184640"},{"key":"ref15","first-page":"168","article-title":"A 71 dB dynamic range third-order $\\Delta\\Sigma$\n TDC using charge-pump","author":"gande","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref16","first-page":"1","article-title":"A 2.4 ps resolution 2.1 mW second-order noise-shaped time-to-digital converter with 3.2 ns range in 1 MHz bandwidth","author":"young","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref18","first-page":"464","article-title":"A 13b 315 fs$_{rms}~2$\n mW 500 MS\/s 1 MHz bandwidth highly digital time-to-digital converter using switched ring oscillators","author":"elshazly","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"190","article-title":"A 61-dB SNDR $700~\\mu\\text{m}^{2}$\n second-order all-digital TDC with low-jitter frequency shift oscillator and dynamic flipflops","author":"konishi","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2855962"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3906\/elk-1609-61"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616361"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746669"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3923\/ajsr.2014.118.124"},{"key":"ref29","first-page":"53","article-title":"FPGA realization of fault diagnostic manufacturing equipment using fuzzy expert system","volume":"9","author":"tan","year":"2014","journal-title":"Applied Sci Res"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/131568"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2548218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890073"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/s20092642"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2209298"},{"key":"ref1","first-page":"1","article-title":"A $32\\times32$\n ISFET array with in-pixel digitisation and column-wise TDC for ultra-fast chemical sensing","author":"liu","year":"2019","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321195"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8111285"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2399673"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2875818"},{"key":"ref23","first-page":"173","article-title":"A novel low-power FPGA-based 1&#x2013;1 MASH $\\Delta\\Sigma$\n time-to-digital converter employing one counter for both stages","volume":"7","author":"khaki","year":"2019","journal-title":"Journal of Electrical and Computer Engineering Innovations"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104982"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2780272"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09535523.pdf?arnumber=9535523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:34Z","timestamp":1639770934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9535523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3111918","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}