{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T03:33:49Z","timestamp":1774323229624,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100018960","name":"National Technical University of Athens via the Project i-CoVo: Implementation of Computer Vision Algorithms on Embedded Architectures","doi-asserted-by":"publisher","award":["950032"],"award-info":[{"award-number":["950032"]}],"id":[{"id":"10.13039\/501100018960","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000844","name":"European Space Agency via the Activity QUEENS2: Quality Assessment of The New European Large BRAVE FPGA Software Tools","doi-asserted-by":"publisher","award":["4000128041\/19\/NL\/AR\/va"],"award-info":[{"award-number":["4000128041\/19\/NL\/AR\/va"]}],"id":[{"id":"10.13039\/501100000844","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3114502","type":"journal-article","created":{"date-parts":[[2021,9,22]],"date-time":"2021-09-22T20:03:29Z","timestamp":1632341009000},"page":"131877-131892","source":"Crossref","is-referenced-by-count":23,"title":["Development and Testing on the European Space-Grade BRAVE FPGAs: Evaluation of NG-Large Using High-Performance DSP Benchmarks"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0503-8246","authenticated-orcid":false,"given":"Vasileios","family":"Leon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0893-1219","authenticated-orcid":false,"given":"Ioannis","family":"Stamoulias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1664-8648","authenticated-orcid":false,"given":"George","family":"Lentaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-8172","authenticated-orcid":false,"given":"David","family":"Gonzalez-Arjona","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9120-7944","authenticated-orcid":false,"given":"Ruben","family":"Domingo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6854-9241","authenticated-orcid":false,"given":"David Merodio","family":"Codinachs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isabelle","family":"Conway","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"abazovic","year":"2021","journal-title":"Mars Rover Perseverance Runs Xilinx"},{"key":"ref38","year":"2021","journal-title":"Mars 2020 PIXL"},{"key":"ref33","first-page":"1438","article-title":"The RTE inversion on FPGA Aboard the solar orbiter PHI instrument","volume":"9913","author":"carrascosa","year":"2016","journal-title":"Proc SPIE"},{"key":"ref32","first-page":"1","volume":"1295","author":"markiewicz","year":"2007","journal-title":"VMC The Venus Monitoring Camera"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s11214-011-9745-4"},{"key":"ref30","first-page":"1","article-title":"Jena-optronik experience summary on microsemi RTG4 designs","author":"both","year":"2018","journal-title":"Proc Space FPGA Users Workshop (SEFUW)"},{"key":"ref37","year":"2021","journal-title":"Mars 2020 Perseverance Landing Press Kit"},{"key":"ref36","year":"2021","journal-title":"Past Present Future Xilinx on Mars Rovers"},{"key":"ref35","first-page":"1","article-title":"Reconfigurable co-processor for spacecraft autonomous navigation","author":"bajanaru","year":"2021","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref34","first-page":"1","article-title":"On-board complex image-processing based on FPGA acceleration for autonomous navigation in space","author":"gonzalez-arjona","year":"2019","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref10","first-page":"1","article-title":"High-performance compute board—A fault-tolerant module for on-board vision processing","author":"navarro","year":"2021","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2019.8741765"},{"key":"ref40","year":"2021","journal-title":"SWOT Mission Project"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s12567-020-00321-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2016.7500644"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980767"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020164"},{"key":"ref16","year":"2021","journal-title":"Space-Grade Portofolio"},{"key":"ref17","year":"2021","journal-title":"Rad-Tolerant FPGAs"},{"key":"ref18","year":"2021","journal-title":"Atmel Aerospace Reprogrammable FPGA With Built-in SEU and SET Protections"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2018.8541492"},{"key":"ref4","first-page":"1","article-title":"NX RHBD FPGA solutions for OBDP applications","author":"mauff","year":"2019","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref28","year":"2021","journal-title":"ESA and Roscosmos ExoMars 2022 Mission"},{"key":"ref3","first-page":"1","article-title":"From eFPGA cores to RHBD system-on-chip FPGA","author":"mauff","year":"2018","journal-title":"Proc Space FPGA Users Workshop (SEFUW)"},{"key":"ref27","first-page":"1","article-title":"Computer vision acceleration on NG-MEDIUM and NG-LARGE FPGAs for rovers","author":"lentaris","year":"2020","journal-title":"Proc Space FPGA Users Workshop (SEFUW)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2452781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2983308"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1186\/s40623-018-0839-z"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2900802"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3312743"},{"key":"ref2","year":"2021","journal-title":"RHBD FPGAs SoCs eFPGAs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3440885"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010555"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSTARS.2017.2767680"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00030"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2015.7229847"},{"key":"ref42","year":"2021","journal-title":"Small Spacecraft Technology State of the Art"},{"key":"ref24","first-page":"1","article-title":"Using the VectorBlox software development kit to create programmable AI\/ML applications in radiation-tolerant RT PolarFire FPGAs","author":"o\u2019neill","year":"2021","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref41","author":"lee","year":"2021","journal-title":"Commercial Field-Programmable Gate Arrays for Space Processing Applications"},{"key":"ref23","first-page":"1","article-title":"Space DPU: Constructing a radiation-tolerant, FPGA-based platform for deep learning acceleration on space payloads","author":"vidmar","year":"2021","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref26","first-page":"1","article-title":"Systematic evaluation of the European NG-LARGE FPGA & EDA tools for on-board processing","author":"leon","year":"2021","journal-title":"Proc Eur Workshop Board Data Process (OBDP)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_44"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2018.8541461"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09543692.pdf?arnumber=9543692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:42Z","timestamp":1639770942000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9543692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3114502","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}