{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:47:55Z","timestamp":1776955675243,"version":"3.51.4"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100005693","name":"Foundation of Hainan University","doi-asserted-by":"publisher","award":["KYQD (ZR)1974"],"award-info":[{"award-number":["KYQD (ZR)1974"]}],"id":[{"id":"10.13039\/501100005693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3119292","type":"journal-article","created":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T20:56:06Z","timestamp":1633985766000},"page":"141367-141377","source":"Crossref","is-referenced-by-count":3,"title":["Design Space Exploration of SDR Vector Processor for 5G Micro Base Stations"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9603-9203","authenticated-orcid":false,"given":"Wei","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dake","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2506-5981","authenticated-orcid":false,"given":"Yong","family":"Bai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rifei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com.2013.0279"},{"key":"ref11","year":"2021","journal-title":"Standard Performance Evaluation"},{"key":"ref12","year":"2016","journal-title":"BDTI OFDM Receiver BenchmarkTM"},{"key":"ref13","year":"2020","journal-title":"TeleBench"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868632"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.2991\/ccit-14.2014.92"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.1996.486763"},{"key":"ref17","year":"2018","journal-title":"CEVA-XC12 5G gNB Architecture for Small Cell"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2893274"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2017.8109994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2014.2370947"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361206"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2360066"},{"key":"ref5","first-page":"440","article-title":"Implementation aspects of channel estimation for 3GPP LTE terminals","author":"wu","year":"2011","journal-title":"Proc Eur Wireless Conf Sustain Wireless Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2883292"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/CC.2017.7942315","article-title":"Baseband design for 5G UDN base stations: Methods and implementation","volume":"14","author":"cai","year":"2017","journal-title":"China Commun"},{"key":"ref2","first-page":"25","article-title":"Ceva telegraphs 5G intent with XC12","volume":"31","author":"david","year":"2017","journal-title":"Microprocessor Rep"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719512"},{"key":"ref1","first-page":"18","article-title":"Ceva PentaG adds AI to 5G baseband","volume":"32","author":"mike","year":"2018","journal-title":"Microprocessor Rep"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2604380"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3036822"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291074"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366812"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2479055"},{"key":"ref26","first-page":"286","article-title":"A 1.25 GHz 0.8W C66x DSP core in 40 nm CMOS","author":"damodaran","year":"2012","journal-title":"Proc 25th Int Conf VLSI Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2923251"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09566838.pdf?arnumber=9566838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T02:45:05Z","timestamp":1644893105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9566838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3119292","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}