{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T00:50:25Z","timestamp":1772499025653,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3119633","type":"journal-article","created":{"date-parts":[[2021,10,14]],"date-time":"2021-10-14T01:35:03Z","timestamp":1634175303000},"page":"140676-140685","source":"Crossref","is-referenced-by-count":6,"title":["Reliability Analysis of ASIC Designs With Xilinx SRAM-Based FPGAs"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4458-9761","authenticated-orcid":false,"given":"Luis Alberto","family":"Aranda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8275-1745","authenticated-orcid":false,"given":"Oscar","family":"Ruano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garcia-Herrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/32.666826"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4375147"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-79789-7_19"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614074"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2008.4677166"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2043855"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010200"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.61"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2447391"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/Austrochip.2017.13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NSREC.2018.8584298"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.22331\/q-2018-08-06-79"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2231881"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.06.032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113438"},{"key":"ref7","year":"2018","journal-title":"Soft Error Mitigation Controller v4 1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/rob.21439"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2014563"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/s21041392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939858"},{"key":"ref21","year":"2014","journal-title":"Debugging single event upsets using the fault injection debugger"},{"key":"ref24","year":"2020","journal-title":"UltraScale Architecture Configuration User Guide"},{"key":"ref23","year":"2017","journal-title":"Ultrascale architecture configurable logic block User guide"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2620165"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09568942.pdf?arnumber=9568942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:55:57Z","timestamp":1639770957000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3119633","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}