{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T05:06:38Z","timestamp":1745643998723,"version":"3.37.3"},"reference-count":90,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research (BMBF) within the Founding Program Microelectronic from Germany Innovation Driver through the Project K\u00fcnstliche Intelligenz (KI)-Flex","doi-asserted-by":"publisher","award":["16ES1027"],"award-info":[{"award-number":["16ES1027"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3123874","type":"journal-article","created":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T19:43:32Z","timestamp":1635363812000},"page":"147212-147236","source":"Crossref","is-referenced-by-count":4,"title":["The HERA Methodology: Reconfigurable Logic in General-Purpose Computing"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2912-0650","authenticated-orcid":false,"given":"Philipp","family":"Holzinger","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","first-page":"733","article-title":"Programmable HSA accelerators for Zynq UltraScale+ MPSoC systems","author":"bauer","year":"2018","journal-title":"Proc Euro-Par Parallel Process Workshops"},{"doi-asserted-by":"publisher","key":"ref72","DOI":"10.1145\/2833157.2833162"},{"doi-asserted-by":"publisher","key":"ref71","DOI":"10.1109\/FCCM.2018.00016"},{"doi-asserted-by":"publisher","key":"ref70","DOI":"10.1109\/SP.2018.00049"},{"year":"2004","author":"swiderski","journal-title":"Threat Modeling","key":"ref76"},{"key":"ref77","first-page":"21","article-title":"Attack trees","volume":"24","author":"schneier","year":"1999","journal-title":"Dr Dobb’s J"},{"doi-asserted-by":"publisher","key":"ref74","DOI":"10.1145\/3229631.3229634"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/IPDPSW.2019.00072"},{"year":"2015","author":"wen-mei","journal-title":"Heterogeneous System Architecture A new compute platform infrastructure","key":"ref75"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/FCCM.2019.00051"},{"doi-asserted-by":"publisher","key":"ref78","DOI":"10.1109\/FPL.2014.6927384"},{"doi-asserted-by":"publisher","key":"ref79","DOI":"10.23919\/FPL.2017.8056840"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/FPL.2019.00054"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1016\/j.micpro.2014.09.006"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/ASAP.2017.7995280"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1007\/978-3-030-17227-5_16"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1145\/3313808.3313819"},{"year":"0","journal-title":"Intel FPGA SDK for OpenCL Programming Guide","key":"ref36"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/ACCESS.2017.2661582"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"year":"2014","author":"narayanan","journal-title":"Application load times by caching shader binaries in a persistent storage","key":"ref60"},{"doi-asserted-by":"publisher","key":"ref62","DOI":"10.1109\/FPL.2018.00031"},{"doi-asserted-by":"publisher","key":"ref61","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref63","first-page":"230","article-title":"FPGAs and the cloud—An endless tale of virtualization, elasticity and efficiency","volume":"11","author":"knodel","year":"2018","journal-title":"Int J Adv Syst Meas"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.23919\/FPL.2017.8056788"},{"doi-asserted-by":"publisher","key":"ref64","DOI":"10.1145\/3124680.3124743"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/HPCS.2018.00090"},{"doi-asserted-by":"publisher","key":"ref65","DOI":"10.1109\/FCCM.2014.42"},{"doi-asserted-by":"publisher","key":"ref66","DOI":"10.1145\/2597917.2597929"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.23919\/DATE.2017.7927025"},{"doi-asserted-by":"publisher","key":"ref67","DOI":"10.1109\/FPL.2012.6339242"},{"doi-asserted-by":"publisher","key":"ref68","DOI":"10.1109\/FPT.2018.00035"},{"doi-asserted-by":"publisher","key":"ref69","DOI":"10.1109\/FPL.2019.00038"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.1974.1050511"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JPROC.1998.658762"},{"year":"2020","journal-title":"AMD and Xilinx Demonstrate Converged ROCm Runtime Technology Preview","key":"ref20"},{"year":"2018","journal-title":"HSA Specification Version 1 2","key":"ref22"},{"year":"2016","journal-title":"ROCm a New Era in Open GPU Computing","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/SCAM.2019.00019"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/IPDPSW.2016.70"},{"year":"2019","journal-title":"Vitis Unified Software Platform","key":"ref26"},{"year":"2019","journal-title":"Amazon EC2 F1 Instances (Preview)","key":"ref25"},{"doi-asserted-by":"publisher","key":"ref50","DOI":"10.1109\/FPL.2014.6927507"},{"doi-asserted-by":"publisher","key":"ref51","DOI":"10.1145\/2815631"},{"doi-asserted-by":"publisher","key":"ref90","DOI":"10.1109\/FPL.2019.00055"},{"year":"2019","author":"group","journal-title":"SPIR-V Extended Instruction Set and Extension Specifications","key":"ref59"},{"doi-asserted-by":"publisher","key":"ref58","DOI":"10.1145\/3319423"},{"doi-asserted-by":"publisher","key":"ref57","DOI":"10.7873\/DATE.2015.1124"},{"doi-asserted-by":"publisher","key":"ref56","DOI":"10.1109\/TC.2018.2879080"},{"doi-asserted-by":"publisher","key":"ref55","DOI":"10.1109\/TPDS.2016.2645219"},{"doi-asserted-by":"publisher","key":"ref54","DOI":"10.1007\/s11265-018-1382-7"},{"doi-asserted-by":"publisher","key":"ref53","DOI":"10.1109\/ReConFig.2013.6732259"},{"doi-asserted-by":"publisher","key":"ref52","DOI":"10.1145\/1723112.1723134"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/SAMOS.2016.7818353"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2145694.2145704"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1145\/2600212.2600704"},{"key":"ref12","first-page":"97","article-title":"Automating elimination of idle functions by run-time reconfiguration","author":"niu","year":"2013","journal-title":"Proc IEEE 21st Annu Int Symp Field-Program Custom Comput Mach"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/FPL.2012.6339171"},{"key":"ref14","first-page":"93","article-title":"Understanding performance differences of FPGAs and GPUs","author":"cong","year":"2018","journal-title":"Proc IEEE 26th Annu Int Symp Field-Program Custom Comput Mach (FCCM)"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/FPT.2016.7929192"},{"doi-asserted-by":"publisher","key":"ref82","DOI":"10.1109\/DSNW.2011.5958812"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ACCESS.2017.2671881"},{"doi-asserted-by":"publisher","key":"ref81","DOI":"10.17487\/rfc2104"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/FPL.2016.7577381"},{"doi-asserted-by":"publisher","key":"ref84","DOI":"10.1145\/2934583.2953983"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ICESS.2019.8782524"},{"doi-asserted-by":"publisher","key":"ref83","DOI":"10.1109\/HPCA.2016.7446082"},{"year":"2019","journal-title":"Intel FPGA SDK for OpenCL Programming Guide","key":"ref19"},{"key":"ref80","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1007\/978-3-540-48302-1_30","article-title":"FPGA viruses","author":"had\u017ei?","year":"1999","journal-title":"Field Programmable Logic and Applications"},{"year":"2021","journal-title":"Intel Processor Graphics Gen11 Architecture","key":"ref89"},{"key":"ref4","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MCSE.2017.31"},{"key":"ref6","first-page":"8","article-title":"Architecting the future through heterogeneous computing","author":"su","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MC.2008.65"},{"year":"2021","journal-title":"DMA\/Bridge Subsystem for PCI Express v4 0","key":"ref85"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MM.2017.3211105"},{"year":"2021","journal-title":"Ultrascale+ devices integrated block for pci express v1 2","key":"ref86"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/309847.310009"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1109\/CODES-ISSS.2013.6658997"},{"year":"2021","journal-title":"PCIe Intel FPGA IP","key":"ref87"},{"doi-asserted-by":"publisher","key":"ref88","DOI":"10.1109\/DSD.2016.92"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JPROC.2014.2386883"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1007\/978-3-540-70592-5_5"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1145\/3068126.3068795"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1007\/978-3-030-02465-9_46"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1145\/2228360.2228411"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1145\/1950413.1950423"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/IPDPS.2016.28"},{"year":"2013","journal-title":"Programming MPC Systems","key":"ref44"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1109\/FPT.2013.6718365"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09591561.pdf?arnumber=9591561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T22:20:47Z","timestamp":1645482047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9591561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":90,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3123874","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}