{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:26:03Z","timestamp":1774448763266,"version":"3.50.1"},"reference-count":71,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3126703","type":"journal-article","created":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T20:38:06Z","timestamp":1636490286000},"page":"151993-152014","source":"Crossref","is-referenced-by-count":20,"title":["Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8761-6398","authenticated-orcid":false,"given":"Ba-Anh","family":"Dao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9052-4796","authenticated-orcid":false,"given":"Anh-Tien","family":"Le","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3339-7177","authenticated-orcid":false,"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0912-0087","authenticated-orcid":false,"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3045802"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom50675.2020.00120"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2019.2922589"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12678-9_17"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44706-7_11"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39887-5_15"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCONS.2017.8250551"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_125"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323485"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0030418"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref60","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-021-05849-4"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116387"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3049881"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513104"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105259"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870301"},{"key":"ref65","first-page":"1","article-title":"Chaotic oscillator based true random number generator","author":"\u00f6z\u00e7el?k","year":"2021","journal-title":"Proc 29th Signal Process Commun Appl Conf (SIU)"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-021-06130-3"},{"key":"ref29","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1140\/epjs\/s11734-021-00137-6"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-020-05451-z"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2921708"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS50809.2020.9301688"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSESS47205.2019.9040769"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.13164\/re.2017.0890"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49445-6_1"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i2.107-131"},{"key":"ref23","author":"benadjila","year":"2018","journal-title":"Study of Deep Learning Techniques for Side-Channel Analysis and Introduction to Ascad Database"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.241"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/775844.775845"},{"key":"ref50","author":"str\u00f6mbergson","year":"2021","journal-title":"Verilog Implementation of the Symmetric Block Cipher AES (NIST FIPS 197)"},{"key":"ref51","first-page":"115","article-title":"A testing methodology for side-channel resistance validation","volume":"7","author":"goodwill","year":"2011","journal-title":"Proc NIST Non-Invasive Attack Test Workshop"},{"key":"ref59","year":"2010","journal-title":"Database of DPA Contest V2"},{"key":"ref58","year":"2018","journal-title":"Ascad database"},{"key":"ref57","author":"tatsukawa","year":"2019","journal-title":"MMCM and PLL Dynamic Reconfiguration XAPP888 (V1 8)"},{"key":"ref56","year":"2021","journal-title":"Kintex-7 FPGAs Data Sheet DC and AC Switching Characteristics"},{"key":"ref55","year":"2018","journal-title":"7 Series FPGAs Clocking Resources User Guide UG472 (V1 12)"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.2307\/2332510"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2971636"},{"key":"ref52","article-title":"Test vector leakage assessment (TVLA) methodology in practice","volume":"20","author":"cooper","year":"2013","journal-title":"Proc Int Cryptograph Module Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317899"},{"key":"ref11","first-page":"404","article-title":"A 128b AES engine with higher resistance to power and electromagnetic side-channel attacks enabled by a security-aware integrated all-digital low-dropout regulator","author":"singh","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-020-00094-x"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2993701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00041"},{"key":"ref14","year":"2020","journal-title":"UG1075 (V1 9) Zynq UltraScale+Device Packaging and Pinouts Product Specification User Guide"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","article-title":"Correlation power analysis with a leakage model","author":"brier","year":"2004","journal-title":"Cryptographic Hardware and Embedded Systems?CHES 2004"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_3"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0010-2"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140234"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S1005-8885(15)60674-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915203"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9068969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401539"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2019.8755206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942112"},{"key":"ref7","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Adv Cryptology"},{"key":"ref49","year":"2018","journal-title":"Freedom U540-C000 Bootloader Code"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870663"},{"key":"ref46","year":"2020","journal-title":"Chipyard An Agile RISC-V SoC Design Framework With in-Order Cores Out-of-Order Cores Accelerators and More"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2987617"},{"key":"ref48","year":"2019","journal-title":"SiFive TileLink Specication"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.79"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3090475"},{"key":"ref44","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","author":"g\u00fcneysu","year":"2011","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3057369"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09610048.pdf?arnumber=9610048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,28]],"date-time":"2022-02-28T21:54:11Z","timestamp":1646085251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9610048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":71,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3126703","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}