{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:20:42Z","timestamp":1740169242549,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company, Ltd., Hwaseong, South Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Institute of Information & Communications Technology Planning & Evaluation"},{"name":"Korean Government [Ministry of Science and ICT (MSIT)]","award":["2021-0-00754"],"award-info":[{"award-number":["2021-0-00754"]}]},{"name":"Software Systems for AI Semiconductor Design"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3126739","type":"journal-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T22:35:42Z","timestamp":1636410942000},"page":"155048-155057","source":"Crossref","is-referenced-by-count":1,"title":["Energy-Efficient Shared Cache Using Way Prediction Based on Way Access Dominance Detection"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6274-6145","authenticated-orcid":false,"given":"Yun-Seok","family":"Oh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2013-8763","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1434"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"ref12","first-page":"1","article-title":"Highly-associative caches for low-power processors","author":"zhang","year":"2000","journal-title":"Proc 33rd Int Symp Microarchitecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1465"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540714"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013271"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997880"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181879"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","author":"bienia","year":"2008","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2105692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2133806.2133822"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref5","first-page":"1","article-title":"Race to exascale: Opportunities and challenges","author":"sodani","year":"2011","journal-title":"Proc IEEE\/ACM 44th Ann Int Symp Microarchitecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.2"},{"key":"ref7","first-page":"221","article-title":"Power prediction for Intel Xscale processors using performance monitoring unit events","author":"gilberto","year":"2005","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.148323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.53"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0642"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.16"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69338-3_4"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2906872"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594276"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09606910.pdf?arnumber=9606910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T18:30:28Z","timestamp":1673721028000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3126739","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}