{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:31:39Z","timestamp":1764333099312,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior \u2013Brasil (CAPES)\u2014Finance Code","doi-asserted-by":"publisher","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","award":["309605\/2020-2"],"award-info":[{"award-number":["309605\/2020-2"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Brazilian funding agency"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3127468","type":"journal-article","created":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T20:28:43Z","timestamp":1636662523000},"page":"153142-153152","source":"Crossref","is-referenced-by-count":9,"title":["Detection and Countermeasures of Security Attacks and Faults on NoC-Based Many-Cores"],"prefix":"10.1109","volume":"9","author":[{"given":"Rafael Follmann","family":"Faccenda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2018-169X","authenticated-orcid":false,"given":"Luciano L.","family":"Caimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6126-6847","authenticated-orcid":false,"given":"Fernando Gehm","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2018.8703990"},{"key":"ref38","first-page":"738","article-title":"Run time mitigation of performance degradation hardware Trojan attacks in network on chip","year":"2018","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00070"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401153"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010007"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.07.005"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194582"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317990"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317851"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352374"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1155\/2021\/6577492"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3083289"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986268"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00039"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/ett.3633"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.14569\/IJACSA.2020.0110476"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2972524"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527462"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-019-09223-4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.08.010"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00038"},{"journal-title":"Oracle’s SPARC T8 and SPARC M8 server architecture","year":"2017","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8884979"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573511"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3000457"},{"key":"ref5","first-page":"1","article-title":"Time-critical computing on a single-chip massively parallel processor","author":"dinechin","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.01.004"},{"journal-title":"Esperanto Unveils ML Chip with Nearly 1 100 RISC-V Cores","year":"2020","author":"peckham","key":"ref7"},{"journal-title":"TILE-Gx72 Processor Overview","year":"2018","author":"technologies","key":"ref2"},{"key":"ref9","first-page":"483","author":"ramachandran","year":"2002","journal-title":"Designing Security Architecture Solutions"},{"key":"ref1","first-page":"290","author":"popovici","year":"2010","journal-title":"Embedded Software Design and Programming of Multiprocessor System-on-Chip Simulink and System C Case Studies"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050256"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00091"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2018.8399904"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3025206"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.08.005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8618021"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01645-6"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCC51209.2021.9528249"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09612218.pdf?arnumber=9612218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,28]],"date-time":"2022-02-28T21:54:40Z","timestamp":1646085280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9612218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3127468","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}