{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:20:58Z","timestamp":1740169258394,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3128948","type":"journal-article","created":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T22:54:45Z","timestamp":1637189685000},"page":"157563-157570","source":"Crossref","is-referenced-by-count":1,"title":["Asynchronous Digital Low-Dropout Regulator With Dual Adjustment Mode in Ultra-Low Voltage Input"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4185-0776","authenticated-orcid":false,"given":"Wei-Bin","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Hsuan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9731-2534","authenticated-orcid":false,"given":"Diptendu Sinha","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Mei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351669"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065388"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.3009451"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3009601"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751512"},{"key":"ref35","first-page":"306","article-title":"A 0.4 V 430 nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28 nm CMOS","author":"ma","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"journal-title":"Fundamentals of Logic Design","year":"2010","author":"roth","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2406354"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-017-0642-2"},{"key":"ref12","first-page":"1653","article-title":"Analysis and design considerations of static CMOS logics under process, vol.tage and temperature variation in 90 nm CMOS process","author":"yang","year":"2014","journal-title":"Proc Int Conf Inf Sci Electron Electr Eng"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/ISASSET"},{"article-title":"Analysis and simulation of two-dimensional double-gate MOSFET","year":"2012","author":"chen","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.938"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237991"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338389"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2709311"},{"key":"ref19","first-page":"206","article-title":"A 0.7 V fully-on-chip pseudo-digital LDO regulator with $6.3~\\mu\\text{A}$\n quiescent current and 100 mV dropout voltage in 0.18-$\\mu\\text{m}$\n CMOS","author":"tang","year":"2018","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/KBEI.2017.8324864"},{"key":"ref4","first-page":"15","article-title":"A 0.3 V 1 kb sub-threshold SRAM for ultra-low-power application in 90 nm CMOS","author":"yang","year":"2012","journal-title":"Proc 27th Int Tech Conf Circuit\/Syst Comput Commun (ITC-CSCC)"},{"key":"ref27","first-page":"1","article-title":"A fully-synthesizable 0.6 V digital LDO with dual-loop control using digital standard cells","author":"liu","year":"2016","journal-title":"Proc 14th IEEE Int New Circuits Syst Conf (NEWCAS)"},{"key":"ref3","first-page":"1","article-title":"A 0.3 V, 12 nW, 47 fJ\/conv, fully digital capacitive sensor interface in $0.18~\\mu\\text{m}$\n CMOS","author":"savaliya","year":"2015","journal-title":"Proc Int Conf VLSI Syst Archit Technol Appl (VLSI-SATA)"},{"key":"ref6","first-page":"337","article-title":"A 300 mV sub-1 pJ differential 6T sub-threshold SRAM with low energy and variability resilient local assist circuit","author":"chiou","year":"2013","journal-title":"IEEE Int Symp Next-Gener Electron (ISNE)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICIIECS.2015.7193249"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2012.6473561"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCAP.2014.6992727"},{"key":"ref7","first-page":"140c","article-title":"A $720~\\mu\\text{W}$\n 873 MHz–1.008 GHz injection-locked frequency multiplier with 0.3 V supply voltage in 90 nm CMOS","author":"liu","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref2","first-page":"391","article-title":"A 0.3-V, 37.5-nW $1.5\\sim6.5$\n-pF-input-range supply voltage tolerant capacitive sensor readout","author":"fan","year":"2014","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"key":"ref9","first-page":"325","article-title":"A 0.3 V 10bit 7.3 fJ\/conversion-step SAR ADC in $0.18~\\mu\\text{m}$\n CMOS","author":"hsieh","year":"2014","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref1","first-page":"287","article-title":"A fully-digital, 0.3 V, 270 nW capacitive sensor interface without external references","author":"danneels","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2012.0114"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123569"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417950"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2614308"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844175"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09618933.pdf?arnumber=9618933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T22:03:46Z","timestamp":1646777026000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9618933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3128948","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}