{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T10:43:28Z","timestamp":1769165008462,"version":"3.49.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3129878","type":"journal-article","created":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T20:54:49Z","timestamp":1637614489000},"page":"167173-167189","source":"Crossref","is-referenced-by-count":4,"title":["EnTiered-ReRAM: An Enhanced Low Latency and Energy Efficient TLC Crossbar ReRAM Architecture"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5215-2127","authenticated-orcid":false,"given":"Yang","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8067-9612","authenticated-orcid":false,"given":"Zhibin","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7551-5610","authenticated-orcid":false,"given":"Chengning","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3084464"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062191"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165062"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/2770287.2770300","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"2014","journal-title":"IEEE\/ACM Int Symp on Nanoscale Arch (NANOARCH)"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2964791.2901453"},{"key":"ref35","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485955"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.36"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.37"},{"key":"ref29","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref1","author":"roadmap","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","first-page":"7","article-title":"Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446057"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/BDCloud.2018.00059"},{"key":"ref23","first-page":"756","article-title":"Leader: Accelerating ReRAM-Based Main Memory by Leveraging Access Latency Discrepancy in Crossbar Arrays","author":"hang zhang","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446064"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495263"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522321"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357164"},{"key":"ref54","first-page":"58","article-title":"Constructing fast and energy efficient 1TnR based ReRAM crossbar memory","author":"zhao","year":"2017","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750377"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3006188"},{"key":"ref11","first-page":"200","article-title":"A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657035"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446056"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2019.00-13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3195799"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.919385"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242451"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203787"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2990884"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2945058"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058990"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2753759"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691090"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815980"},{"key":"ref43","first-page":"1","article-title":"High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography","author":"narasimha","year":"2006","journal-title":"IEDM Tech Dig"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09623554.pdf?arnumber=9623554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:43:32Z","timestamp":1673829812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9623554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3129878","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}